Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

HFA3842 Datasheet(PDF) 18 Page - Intersil Corporation

Part No. HFA3842
Description  Wireless LAN Medium Access Controller
Download  26 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  INTERSIL [Intersil Corporation]
Homepage  http://www.intersil.com/cda/home
Logo 

HFA3842 Datasheet(HTML) 18 Page - Intersil Corporation

Zoom Inzoom in Zoom Outzoom out
 18 / 26 page
background image
18
PHY BASEBAND PROCESSOR
The PHY baseband processor is programmed by HFA3842
firmware.
The PRISM II baseband processor mode works as follows:
The Control Port consists of 3 signals: SD (serial data),
SCLK (serial clock), and CS_BAR (active-low chip select).
Control Port signaling for read and write operations is
illustrated in Figures 17 and 18 respectively. Detailed timing
relationships appear in Figure 19 and timing specifications
are contained in Table 7.
The BBP always uses the rising edge when clocking data on
the Control Port. This means that when the BBP is receiving
data it uses the rising edge of clock to sample; when driving
data, transitions occur on the rising edge.
Address bits 6 through 1 are significant for selecting
configuration registers. Address bits 7 and 0 are unused.
See the BBP Programming section for register addresses
and suggested values.
For read operations, the rising edge of R/W must occur after
the 7th but prior to the 8th rising edge of SCLK. This ensures
that the first data bit is clocked out of the BBP prior to the
edge used to clock it into the MAC.
For more detailed information on the Control Port and BBP
register programming see the HFA386x data sheets.
FIGURE 16. BLOCK DIAGRAM OF A BUFFER ACCESS PATH
BUFFER DESCRIPTOR
ACCESS (FIRMWARE)
ALLOCATE/
DEALLOCATE
REQUEST
BLOCK
OFFSET
VIRTUAL
FRAME BUFFER
DATA PORT
PRE-READ/
POST-WRITE
OFFSET CENTER
HOST
BUS
STATUS
HEADER
DATA
BUFFER
MEMORY
A
FID
D
7
6
54
3
2
1
0
7
6
5
4
32
1
0
7
6
5
4
32
1
0
76 5
4
3
2
76
1
0
SCLK
FIRST DATABIT OUT
MSB
ADDRESS IN
DATA OUT
MSB
LSB
FIRST ADDRESS BIT
SD
R/W
CS
FIGURE 17. PRISM II BASEBAND PROCESSOR CONTROL PORT READ TIMING
7
6
5
4
32
10
7
6
54
3
2
10
7
6543
2
10
7
6
5
4
3
2
1
0
SCLK
MSB
ADDRESS IN
MSB
DATA IN
LSB
SD
R/W
CS
FIGURE 18. PRISM II BASEBAND PROCESSOR SERIAL CONTROL PORT WRITE TIMING
HFA3842


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn