Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

AT49F8011 Datasheet(PDF) 3 Page - ATMEL Corporation

Part No. AT49F8011
Description  8-megabit (512K x 16/ 1M x 8) 5-volt Only Flash Memory
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT49F8011 Datasheet(HTML) 3 Page - ATMEL Corporation

  AT49F8011 Datasheet HTML 1Page - ATMEL Corporation AT49F8011 Datasheet HTML 2Page - ATMEL Corporation AT49F8011 Datasheet HTML 3Page - ATMEL Corporation AT49F8011 Datasheet HTML 4Page - ATMEL Corporation AT49F8011 Datasheet HTML 5Page - ATMEL Corporation AT49F8011 Datasheet HTML 6Page - ATMEL Corporation AT49F8011 Datasheet HTML 7Page - ATMEL Corporation AT49F8011 Datasheet HTML 8Page - ATMEL Corporation AT49F8011 Datasheet HTML 9Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 20 page
background image
3
AT49F8011(T)
1264D–FLASH–5/03
Block Diagram
Device
Operation
READ: The AT49F8011(T) is accessed like an EPROM. When CE and OE are low and WE is
high, the data stored at the memory location determined by the address pins are asserted on
the outputs. The outputs are put in the high impedance state whenever CE or OE is high. This
dual-line control gives designers flexibility in preventing bus contention.
COMMAND SEQUENCES: When the device is first powered on it will be reset to the read or
standby mode depending upon the state of the control line inputs. In order to perform other
device functions, a series of command sequences are entered into the device. The command
sequences are shown in the Command Definitions table (I/O8 - I/O15 are don't care inputs for
the command codes). The command sequences are written by applying a low pulse on the
WE or CE input with CE or WE low (respectively) and OE high. The address is latched on the
falling edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of
CE or WE. Standard microprocessor write timings are used. The address locations used in the
command sequences are not affected by entering the command sequences.
RESET: A RESET input pin is provided to ease some system applications. When RESET is at
a logic high level, the device is in its standard operating mode. A low level on the RESET input
halts the present device operation and puts the outputs of the device in a high impedance
state. When a high level is reasserted on the RESET pin, the device returns to the Read or
Standby mode, depending upon the state of the control inputs. By applying a 12V ± 0.5V input
signal to the RESET pin any sector can be reprogrammed even if the sector lockout feature
has been enabled (see Sector Programming Lockout Override section).
IDENTIFIER
REGISTER
STATUS
REGISTER
DATA
COMPARATOR
OUTPUT
BUFFER
INPUT
BUFFER
COMMAND
REGISTER
Y-GATING
WRITE STATE
MACHINE
PROGRAM/ERASE
VOLTAGE SWITCH
CE
WE
OE
RESET
BYTE
RDY/BUSY
VCC
GND
Y-DECODER
X-DECODER
INPUT
BUFFER
ADDRESS
LATCH
I/O0 - I/O15/A-1
A0 - A18
PLANE B
SECTORS
PLANE A SECTORS


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn