Electronic Components Datasheet Search
  English  ▼

Delete All


Preview PDF Download HTML

MPC93R51 Datasheet(PDF) 6 Page - Motorola, Inc

Part No. MPC93R51
Download  12 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MOTOROLA [Motorola, Inc]
Homepage  http://www.freescale.com

MPC93R51 Datasheet(HTML) 6 Page - Motorola, Inc

Zoom Inzoom in Zoom Outzoom out
 6 / 12 page
background image
Calculation of part-to-part skew
The MPC93R51 zero delay buffer supports applications
where critical clock signal timing can be maintained across
several devices. If the reference clock inputs (TCLK or PCLK)
of two or more MPC93R51 are connected together, the
maximum overall timing uncertainty from the common TCLK
input to any output is:
tSK(PP) = t(
∅) + tSK(O) + tPD, LINE(FB) + tJIT(∅)  CF
This maximum timing uncertainty consist of 4
components: static phase offset, output skew, feedback
board trace delay and I/O (phase) jitter:
Figure 3. MPC93R51 max. device-to-device skew
Max. skew
QFBDevice 1
Any QDevice 1
Any QDevice 2
Due to the statistical nature of I/O jitter a RMS value (1
s) is
specified. I/O jitter numbers for other confidence factors (CF)
can be derived from Table 8.
Table 8: Confidence Facter CF
Probability of clock edge within the distribution
± 1s
± 2s
± 3s
± 4s
± 5s
± 6s
The feedback trace delay is determined by the board
layout and can be used to fine-tune the effective delay
through each device. In the following example calculation a
I/O jitter confidence factor of 99.7% (
± 3s) is assumed,
resulting in a worst case timing uncertainty from input to any
output of -251 ps to 351 ps relative to TCLK (VCC=3.3V and
fVCO = 400 MHz):
tSK(PP) =
[–50ps...150ps] + [–150ps...150ps] +
@ –3)...(17ps @ 3)] + tPD, LINE(FB)
tSK(PP) =
[–251ps...351ps] + tPD, LINE(FB)
Above equation uses the maximum I/O jitter number
shown in the AC characteristic table for VCC=3.3V (17 ps
RMS). I/O jitter is frequency dependant with a maximum at
the lowest VCO frequency (200 MHz for the MPC93R51).
Applications using a higher VCO frequency exhibit less I/O
jitter than the AC characteristic limit. The I/O jitter
characteristics in Figure 4. can be used to derive a smaller
I/O jitter number at the specific VCO frequency, resulting in
tighter timing limits in zero-delay mode and for part-to-part
skew tSK(PP).
Figure 4. Max. I/O Jitter (RMS) versus frequency for
Power Supply Filtering
The MPC93R51 is a mixed analog/digital product. Its
analog circuitry is naturally susceptible to random noise,
especially if this noise is seen on the power supply pins.
Noise on the VCCA (PLL) power supply impacts the device
characteristics, for instance I/O jitter. The MPC93R51
provides separate power supplies for the output buffers (VCC)
and the phase-locked loop (VCCA) of the device.The purpose
of this design technique is to isolate the high switching noise
digital outputs from the relatively sensitive internal analog
phase-locked loop. In a digital system environment where it is
more difficult to minimize noise on the power supplies a
second level of isolation may be required. The simple but
effective form of isolation is a power supply filter on the VCCA
pin for the MPC93R51.
Figure 5. illustrates a typical power supply filter scheme.
The MPC93R51 frequency and phase stability is most
susceptible to noise with spectral content in the 100kHz to
20MHz range. Therefore the filter should be designed to
target this range. The key parameter that needs to be met in
the final filter design is the DC voltage drop across the series
filter resistor RF. From the data sheet the ICCA current (the
current sourced through the VCCA pin) is typically 3 mA (5 mA
maximum), assuming that a minimum of 3.0V must be
maintained on the VCCA pin. The resistor RF shown in
Figure 5. “VCCA Power Supply Filter” must have a resistance
of 5–15
W to meet the voltage drop criteria.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12 

Datasheet Download

Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
MPC932LOW VOLTAGE PLL CLOCK DRIVER 1 2 3 4 5 MoreMotorola, Inc
MPC990LOW VOLTAGE PLL CLOCK DRIVER 1 2 3 4 5 MoreMotorola, Inc
PI6C2972Low Voltage PLL Clock Driver 1 2 3 4 5 MorePericom Semiconductor Corporation
MPC992LOW VOLTAGE PLL CLOCK DRIVER 1 2 3 4 5 MoreMotorola, Inc
IDT5V9351LOW VOLTAGE PLL CLOCK DRIVER 1 2 3 4 5 MoreIntegrated Device Technology
MPC958LOW VOLTAGE PLL CLOCK DRIVER 1 2 3 4 5 MoreMotorola, Inc
PI6C2952Low Voltage PLL Clock Driver 1 2 3 4 5 MorePericom Semiconductor Corporation
MPC950LOW VOLTAGE PLL CLOCK DRIVER 1 2 3 4 5 MoreMotorola, Inc
MPC9350LOW VOLTAGE PLL CLOCK DRIVER 1 2 3 4 5 MoreMotorola, Inc
MPC952LOW VOLTAGE PLL CLOCK DRIVER 1 2 3 4 5 MoreMotorola, Inc

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn