Electronic Components Datasheet Search |
|
CY621472E30 Datasheet(PDF) 7 Page - Cypress Semiconductor |
|
CY621472E30 Datasheet(HTML) 7 Page - Cypress Semiconductor |
7 / 16 page CY621472E30 MoBL® Document Number: 001-67798 Rev. *F Page 7 of 16 Switching Characteristics Over the Operating Range Parameter [14] Description 45 ns Unit Min Max Read Cycle tRC Read cycle time 45 – ns tAA Address to data valid – 45 ns tOHA Data hold from address change 10 – ns tACE CE1 LOW/CE2 HIGH to data valid – 45 ns tDOE OE LOW to data valid – 22 ns tLZOE OE LOW to Low Z [15] 5 – ns tHZOE OE HIGH to High Z [15, 16] – 18 ns tLZCE CE1 LOW/CE2 HIGH to Low Z [15] 10 – ns tHZCE CE1 HIGH/CE2 LOW to High Z [15, 16] – 18 ns tPU CE1 LOW/CE2 HIGH to Power-up 0 – ns tPD CE1 HIGH/CE2 LOW to Power-down – 45 ns tDBE BLE/BHE LOW to data valid – 45 ns tLZBE BLE/BHE LOW to Low Z [15, 17] 5 – ns tHZBE BLE/BHE HIGH to High Z [15, 16] – 18 ns Write Cycle [18, 19] tWC Write cycle time 45 – ns tSCE CE1 LOW/CE2 HIGH to Write End 35 – ns tAW Address setup to write end 35 – ns tHA Address hold from write end 0 – ns tSA Address setup to write start 0 – ns tPWE WE pulse width 35 – ns tBW BLE/BHE LOW to write end 35 – ns tSD Data setup to write end 25 – ns tHD Data hold from write end 0 – ns tHZWE WE LOW to High Z [15, 16] – 18 ns tLZWE WE HIGH to Low Z [15] 10 – ns Notes 14. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns (1 V/ns) or less, timing reference levels of VCC(typ)/2, input pulse levels of 0 to VCC(typ), and output loading of the specified IOL/IOH as shown in the Figure 2 on page 5. 15. At any temperature and voltage condition, tHZCE is less than tLZCE, tHZBE is less than tLZBE, tHZOE is less than tLZOE, and tHZWE is less than tLZWE for any device. 16. tHZOE, tHZCE, tHZBE, and tHZWE transitions are measured when the outputs enter a high impedance state. 17. If both byte enables are together, this value is 10 ns. 18. The internal write time of the memory is defined by the overlap of WE, CE = VIL, BHE, BLE, or both = VIL. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write. 19. The minimum write cycle pulse width for WRITE Cycle 4 (WE controlled, OE LOW) should be equal to the sum of tHZWE and tSD. |
Similar Part No. - CY621472E30 |
|
Similar Description - CY621472E30 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |