Electronic Components Datasheet Search |
|
CS1680 Datasheet(PDF) 11 Page - Cirrus Logic |
|
CS1680 Datasheet(HTML) 11 Page - Cirrus Logic |
11 / 16 page CS1680 DS1055F1 11 page 11). If the boost output voltage exceeds the overvoltage protection threshold, a BOP fault signal is generated. Boost overvoltage threshold VBOP(th) is calculated using Equation 4: For a nominal system design where resistor RBST equals 604k and full-scale voltage VBST(full) equals 40V, this sets threshold voltage VBOP(th) to 37.4V. The control logic continuously averages this BOP fault signal, and if at any point in time the average exceeds a set event threshold, the boost stage is disabled. 5.3.3 Voltage Clamp Circuit During transient events and interactions with electronic transformers, it is possible for the boost stage to generate more power than is consumed by the second stage. A clamping circuit is added to the system to dissipate the excess power. The CS1680 provides active clamp circuitry on pin CLAMP, as shown in Figure 12. The clamp circuit is enabled when boost output voltage VBST exceeds the clamp turn-on threshold voltage VCLAMP(on). The clamp circuit will remain turned on until boost output voltage VBST is lowered below the clamp turn-off threshold voltage VCLAMP(off). Threshold voltage VCLAMP(on) is calculated using Equation 5: Threshold voltage VCLAMP(off) is calculated using Equation 6: Clamp Overpower Protection The CS1680 clamp overpower protection (COP) control logic continuously monitors the turn-on time of the clamp circuit. If the cumulative turn-on time exceeds 200ms during the internally generated 2-second window time, a COP event is actuated, disabling the boost and buck stages. The clamp circuitry is turned off during the fault event. 5.4 Buck Stage The second stage is a current-regulated buck converter, delivering the highest possible efficiency at a constant current while minimizing line frequency ripple. A buck stage is illustrated in Figure 13. Primary-side control is used to simplify system design and reduce system cost and complexity. When operating with a dimmer, the dimming signal is extracted in the time domain and is proportional to the conduction angle of the dimmer. A control variable is passed to the second stage to achieve 5% to 100% output currents. The buck stage control parameters assures the LED current remains constant despite a ±10% line voltage variation (line regulation), and the LED current remains constant over a ±20% variation in buck inductor inductance. 5.4.1 Buck Inductor Model The BUCKSENSE input is used to sense the buck inductor current. When the current reaches a certain threshold, the gate drive turns off (output on pin BUCKGD). The sensed current and internal calculation are used to determine the switching period TTBUCK. The zero-current detect input on pin BUCKZCD is used to determine the buck inductor zero-crossing VBOP th VBST full KBOP = [Eq.4] CLAMP RCLAMP VBST CS1680 11 CBST VDD EXL Core QCLAMP Figure 12. CLAMP Pin Model VCLAMP on VBST full KCLAMP on = [Eq.5] VCLAMP off VBST full KCLAMP off = [Eq.6] GND BUCKGD BUCKSENSE CS1680 RBUCK(Sense) QBUCK LED + LED - VBST CBST DBUCK COUT 13 12 4 C4 BUCKZCD 9 LBUCK Figure 13. Buck Model |
Similar Part No. - CS1680 |
|
Similar Description - CS1680 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |