CS43L36 datasheet(29/89 Pages) CIRRUS

Part #	CS43L36

Description	Low-Power, High-Performance Audio DAC with Class H Headphone Drivers

Download	89 Pages

Scroll/Zoom	100%

Manufacturer	CIRRUS [Cirrus Logic]

Direct Link	http://www.cirrus.com

Logo

29 / 89 page

DS1081F3

29

CS43L36

4.4 Clocking Architecture

4.4.1

Start-Up Clocking Using the RC Oscillator (RCO)

At power on, an integrated low-power RCO, shown in Fig. 4-11, functions as the default clock for the digital core of the

CS43L36, during which time SCLK is unavailable. A reset event always returns it to running off of the RCO. If SCLK is

unavailable, RCO clocking must be used only for I2C functionality.

RCO is multiplexed with MCLKINT and fed to the I2C slave control port. The SCLK must become active and the RCO must

be disabled before data conversion.

Note the following:

• OSC_SW_SEL_STAT (see p. 63) indicates the status of the clock switching (in transition, RCO, or SCLK/PLL). With

the existing encoding, only one bit can physically change at a time, and the bit changing is always synchronous to

the clock that is currently selected.

• OSC_PDNB_STAT (see p. 63) indicates the RCO power-down status.

• SCLK_PRESENT is used to determine the internal MCLK source. See Section 7.2.4 for details.

The clock-switch state machine uses the transition of SCLK_PRESENT to both initiate switches between the selected

internal MCLK between the SCLK pin (SCLK_PRESENT = 1) or the internal RCO (SCLK_PRESENT = 0) and to send the

I2C stop condition that each switching event requires. During switching, a delay of at least 150

S is needed before

additional successful I2C communication can begin to use the new clocking source.

Notes:

• Muting the system is recommended when a new clock source is chosen.

• For normal operation, SCLK—not RCO—must be used (SCLK_PRESENT = 1) for running the ASP data path.

4.4.1.1 Switching from RCO

With SCLK running, an SCLK_PRESENT 0-to-1 transition starts a switch from the RCO to the selected SCLK or PLL. This

switch is superseded by any outstanding I2C transactions. After the I2C stop condition is sent, the transition begins, taking

150

s to complete, during which time the system requires that no new I2C transactions be initiated. The next I2C

transaction can begin after this 150-

s delay.

4.4.1.2 Switching to RCO

To stop SCLK, the system must revert to RCO clocking to ensure that I2C communications function properly. To power

the RCO back up, SCLK_PRESENT must be cleared before stopping SCLK. A 1-to-0 SCLK_PRESENT transition

generates a glitch-free mux switch timing from SCLK to RCO. SCLK must remain running during the transition and new

I2C transactions must not be initiated for at least 150

s after an I2C stop is received. The next I2C transaction cannot

begin until after this 150-

s delay.

Failure to account for this could cause communications to fail.

4.4.2

MCLKINT Sources

The MCLKINT source is supplied directly from ASP_SCLK input pin or from the fractional-N PLL. MCLKDIV must be set

according to the MCLKINT frequency, which must be set to either the 12-MHz region (11.2896–12.288 MHz) or the 24-MHz

region (22.5792–24.576 MHz). Table 4-4 shows several examples. Table 4-2 lists further restrictions.

MCLKINT is switched through internal glitchless clock muxing. Doing so during operation may cause audible artifacts, but

does not put the device into an unrecoverable state. Therefore, it is recommended to mute the system for at least 150

s.

Table 4-2. MCLKINT Source Restrictions

MCLKINT Source MCLK_SRC_SEL (see p. 64) MCLKDIV (see p. 64)

Nominal ASP_SCLK Pin Frequency

ASP_SCLK

0

12 MHz

1

24 MHz

Fractional-N PLL

1

0

12 MHz

1

24 MHz

Similar Part No. - CS43L36

Manufacturer	Part #	Datasheet	Description
Cirrus Logic	CS43L21	1Mb / 63P	Low Power, Stereo Digital to Analog Converter
	CS43L22	1Mb / 68P	Low Power, Stereo DAC w/Headphone & Speaker Amps
	CS43L22	695Kb / 66P	Low Power, Stereo DAC w/Headphone & Speaker Amps
	CS43L22-CNZ	1Mb / 68P	Low Power, Stereo DAC w/Headphone & Speaker Amps
	CS43L22-CNZ	695Kb / 66P	Low Power, Stereo DAC w/Headphone & Speaker Amps

More results

Similar Description - CS43L36

Manufacturer	Part #	Datasheet	Description
Suzhou Everest Semicond...	ES8155	478Kb / 33P	Low Power Stereo Audio DAC With Headphone Amplifier
Burr-Brown (TI)	TLV320DAC26	452Kb / 46P	LOW POWER STEREO AUDIO DAC WITH HEADPHONE/SPEAKER AMPLIFIER
Wolfson Microelectronic...	WM8956	1Mb / 80P	Hi-Fi DAC with 1W Stereo Class D Speaker Drivers and Headphone Drivers
	WM8956	75Kb / 2P	Hi-Fi DAC with 1W Stereo Class D Speaker Drivers and Headphone Drivers
	WM8956	1Mb / 80P	Hi-Fi DAC with 1W Stereo Class D Speaker Drivers and Headphone Drivers
Maxim Integrated Produc...	MAX97002	3Mb / 36P	Audio Subsystem with Mono Class D Speaker and Class H Headphone Amplifiers Rev 0; 1/10
Maxim Integrated Produc...	MAX97000	3Mb / 34P	Audio Subsystem with Mono Class D Speaker and Class H Headphone Amplifier 19-5004; Rev 1; 6/10
Wolfson Microelectronic...	WM8912	1Mb / 128P	Ultra Low Power DAC with Headphone Driver for Portable Audio Applications
Maxim Integrated Produc...	MAX97000	3Mb / 33P	Audio Subsystem with Mono Class D Speaker and Class H Headphone Amplifier Rev 0; 11/09
Maxim Integrated Produc...	MAX97001	3Mb / 36P	Audio Subsystem with Mono Class D Speaker and Class H Headphone Amplifiers 19-5130; Rev 0; 1/10

More results

CS43L36 Datasheet(PDF) 29 Page - Cirrus Logic

CS43L36 Datasheet(HTML) 29 Page - Cirrus Logic

Similar Part No. - CS43L36

Similar Description - CS43L36

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89

Datasheet Download

Link URL