Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C4122KV13-106FCXC Datasheet(PDF) 7 Page - Cypress Semiconductor

Part # CY7C4122KV13-106FCXC
Description  144-Mbit QDR??IV XP SRAM
Download  46 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C4122KV13-106FCXC Datasheet(HTML) 7 Page - Cypress Semiconductor

Back Button CY7C4122KV13-106FCXC Datasheet HTML 3Page - Cypress Semiconductor CY7C4122KV13-106FCXC Datasheet HTML 4Page - Cypress Semiconductor CY7C4122KV13-106FCXC Datasheet HTML 5Page - Cypress Semiconductor CY7C4122KV13-106FCXC Datasheet HTML 6Page - Cypress Semiconductor CY7C4122KV13-106FCXC Datasheet HTML 7Page - Cypress Semiconductor CY7C4122KV13-106FCXC Datasheet HTML 8Page - Cypress Semiconductor CY7C4122KV13-106FCXC Datasheet HTML 9Page - Cypress Semiconductor CY7C4122KV13-106FCXC Datasheet HTML 10Page - Cypress Semiconductor CY7C4122KV13-106FCXC Datasheet HTML 11Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 46 page
background image
CY7C4122KV13/CY7C4142KV13
Document Number: 001-68255 Rev. *Q
Page 7 of 46
Pin Definitions
Pin Name
I/Os
Pin Description
CK, CK#
Input Clock
Address/Command Input Clock. CK and CK# are differential clock inputs. All control and address
input signals are sampled on both the rising and falling edges of CK. The rising edge of CK samples
the control and address inputs for port A, while the falling edge of CK samples the control and address
inputs for port B. CK# is 180 degrees out of phase with CK.
A[x:0]
Input
Address Inputs. Sampled on the rising edge of both CK and CK# clocks during active read and write
operations. These address inputs are used for read and write operations on both ports. The lower
three address pins (A0, A1, and A2) select the bank that will be accessed. These address inputs are
also known as bank address pins.
For (×36) data width - Address inputs A[20:0] are used and A[24:21] are reserved.
For (×18) data width - Address inputs A[21:0] are used and A[24:22] are reserved.
The reserved address inputs are No Connects and may be tied high, tied low, or left floating.
AP
Input
Address Parity Input. Used to provide even parity across the address pins.
For (×36) data width - AP covers address inputs A[20:0]
For (×18) data width - AP covers address inputs A[21:0]
PE#
Output
Address Parity Error Flag. Asserted LOW when address parity error is detected. Once asserted,
PE# will remain LOW until cleared by a Configuration Register command.
AINV
Input
Address Inversion Pin for Address and Address Parity Inputs.
For (×36) data width - AINV covers address inputs A[20:0] and the address parity input (AP).
For (×18) data width - AINV covers address inputs A[21:0] and the address parity input (AP).
DKA[1:0],
DKA#[1:0],
DKB[1:0],
DKB#[1:0]
Input
Data Input Clock.
DKA[0] / DKA#[0] controls the DQA[17:0] inputs for ×36 configuration and DQA[8:0] inputs for ×18
configuration respectively
DKA[1] / DKA#[1] controls the DQA[35:18] inputs for ×36 configuration and DQA[17:9] inputs for ×18
configuration respectively
DKB[0] / DKB#[0] controls the DQB[17:0] inputs for ×36 configuration and DQB[8:0] inputs for ×18
configuration respectively
DKB[1] / DKB#[1] controls the DQB[35:18] inputs for ×36 configuration and DQB[17:9] inputs for ×18
configuration respectively
QKA[1:0],
QKA#[1:0],
QKB[1:0],
QKB#[1:0]
Output
Data Output Clock.
QKA[0] / QKA#[0] controls the DQA[17:0] outputs for × 36 configuration and DQA[8:0] outputs for ×18
configuration respectively
QKA[1] / QKA#[1] controls the DQA[35:18] outputs for × 36 configuration and DQA[17:9] outputs for
×18 configuration respectively
QKB[0] / QKB#[0] controls the DQB[17:0] outputs for × 36 configuration and DQB[8:0] outputs for ×18
configuration respectively
QKB[1] / QKB#[1] controls the DQB[35:18] outputs for × 36 configuration and DQB[17:9] outputs for
×18 configuration respectively
DQA[x:0],
DQB[x:0]
Input/Output Data Input/Output.Bidirectional data bus.
For (×36) data width
 DQA[35:0]; DQB[35:0]
For (×18) data width
 DQA[17:0]; DQB[17:0]
DINVA[1:0],
DINVB[1:0]
Input/Output Data Inversion Pin for DQ Data Bus.
DINVA[0] covers DQA[17:0] for ×36 configuration and DQA[8:0] for ×18 configuration respectively
DINVA[1] covers DQA[35:18] for ×36 configuration and DQA[17:9] for ×18 configuration respectively
DINVB[0] covers DQB[17:0] for ×36 configuration and DQB[8:0] for ×18 configuration respectively
DINVB[1] covers DQB[35:18] for ×36 configuration and DQB[17:9] for ×18 configuration respectively
LDA#, LDB#
Input
Synchronous Load Input. LDA# is sampled on the rising edge of the CK clock, while LDB# is
sampled on the falling edge of CK clock. LDA# enables commands for data port A and LDB# enables
commands for data port B. LDx# enables the commands when LDx# is LOW and disables the
commands when LDx# is HIGH. When the command is disabled, new commands are ignored, but
internal operations continue.


Similar Part No. - CY7C4122KV13-106FCXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C4121KV13 CYPRESS-CY7C4121KV13 Datasheet
1Mb / 45P
   144-Mbit QDR??IV HP SRAM
CY7C4121KV13-600FCXC CYPRESS-CY7C4121KV13-600FCXC Datasheet
1Mb / 45P
   144-Mbit QDR??IV HP SRAM
CY7C4121KV13-633FCXI CYPRESS-CY7C4121KV13-633FCXI Datasheet
1Mb / 45P
   144-Mbit QDR??IV HP SRAM
CY7C4121KV13-667FCXC CYPRESS-CY7C4121KV13-667FCXC Datasheet
1Mb / 45P
   144-Mbit QDR??IV HP SRAM
More results

Similar Description - CY7C4122KV13-106FCXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C4022KV13 CYPRESS-CY7C4022KV13 Datasheet
1Mb / 46P
   72-Mbit QDR??IV XP SRAM
CY7C4121KV13 CYPRESS-CY7C4121KV13 Datasheet
1Mb / 45P
   144-Mbit QDR??IV HP SRAM
CY7C4021KV13 CYPRESS-CY7C4021KV13 Datasheet
1Mb / 46P
   72-Mbit QDR??IV HP SRAM
logo
Renesas Technology Corp
R1Q2A4436RBG RENESAS-R1Q2A4436RBG_15 Datasheet
937Kb / 30P
   144-Mbit QDR??II SRAM 2-word Burst
R1Q3A4436RBG RENESAS-R1Q3A4436RBG_15 Datasheet
960Kb / 30P
   144-Mbit QDR??II SRAM 4-word Burst
R1QAA4436RBG RENESAS-R1QAA4436RBG_15 Datasheet
931Kb / 30P
   144-Mbit QDR?줚I SRAM 4-word Burst Architecture (2.5 Cycle Read latency)
R1QGA4436RBG RENESAS-R1QGA4436RBG_15 Datasheet
930Kb / 30P
   144-Mbit QDR?줚I SRAM 4-word Burst Architecture (2.0 Cycle Read latency)
R1QNA4436RBG RENESAS-R1QNA4436RBG_15 Datasheet
923Kb / 30P
   144-Mbit QDR?줚I SRAM 2-word Burst Architecture (2.0 Cycle Read latency)
R1Q2A7236ABB RENESAS-R1Q2A7236ABB Datasheet
827Kb / 36P
   72-Mbit QDR SRAM 2-word Burst
R1QKA4436RBG RENESAS-R1QKA4436RBG_15 Datasheet
967Kb / 31P
   144-Mbit QDR?줚I SRAM 4-word Burst Architecture(2.0 Cycle Read latency) with ODT
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com