Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

BT8375 Datasheet(PDF) 25 Page - Synaptics Incorporated.

Part # BT8375
Description  single chip transceivers for T1/E1 and Integrated Service Digital Network (ISDN) primary rate interfaces
Download  323 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CONEXANT [Synaptics Incorporated.]
Direct Link  https://www.synaptics.com/
Logo CONEXANT - Synaptics Incorporated.

BT8375 Datasheet(HTML) 25 Page - Synaptics Incorporated.

Back Button BT8375 Datasheet HTML 21Page - Synaptics Incorporated. BT8375 Datasheet HTML 22Page - Synaptics Incorporated. BT8375 Datasheet HTML 23Page - Synaptics Incorporated. BT8375 Datasheet HTML 24Page - Synaptics Incorporated. BT8375 Datasheet HTML 25Page - Synaptics Incorporated. BT8375 Datasheet HTML 26Page - Synaptics Incorporated. BT8375 Datasheet HTML 27Page - Synaptics Incorporated. BT8375 Datasheet HTML 28Page - Synaptics Incorporated. BT8375 Datasheet HTML 29Page - Synaptics Incorporated. Next Button
Zoom Inzoom in Zoom Outzoom out
 25 / 323 page
background image
Bt8370/8375/8376
1.0 Pin Descriptions
Fully Integrated T1/E1 Framer and Line Interface
1.1 Pin Assignments
N8370DSE
Conexant
1-9
Receive System Bus (RSB)
RSBCKI
RSB Clock Input
I
Bit clock and I/O signal timing for RSB according to system bus mode (see
[SBI_CR; addr 0D0]). System chooses from 1 of four different clocks to
act as RSB clock source (see [CMUX; addr 01A]). Rising or falling edge
clocks are independently configurable for data signals RPCMO, RSIGO,
RINDO and sync signals RFSYNC, RMSYNC (see [RPCM_NEG and
RSYN_NEG; addr 0D1]). When configured to operate at twice the data
rate, RSB clock is internally divided by 2 before clocking RSB data signals.
RPCMO
RSB Data Output
O
Serial data formatted into RSB frames consisting of DS0 channel time
slots, optional F-bits, and optional ABCD signaling. Time slots are routed
through receive slip buffer (see [RSLIPn; addr 1C0–1FF]) according to
RSLIP mode (see [RSBI; addr 0D1]). Data for each output time slot is
assigned sequentially from received time slot data according to system
bus channel programming (see [ASSIGN; addr 0E0–0FF]). F-bits are
output at the start of each RSB frame or at the embedded time slot
location (see [EMBED; addr 0D0]). ABCD signaling is optionally inserted
on a per-channel basis (see [INSERT; addr 0E0–0FF]) from the local
signaling buffer (see [RLOCAL; addr 180–19F]) or from the receive
signaling buffer [RSIGn; addr 1A0–1BF]. When enabled, robbed bit
signaling or CAS reinsertion is performed according to T1/E1 mode: the
eighth time slot bit of every sixth T1 frame is replaced, or the 4-bit
signaling value in the E1 time slot 16 is replaced.
RSIGO
RSB Signaling Output
O
Serial data formatted into RSB frames consisting of ABCD signaling bits
for each system bus time slot. Four bits of RSIGO time slot carry signaling
state for each accompanying RPCMO time slot. Local or through signaling
bits are output in every frame for each time slot and updated once per RSB
multiframe, regardless of per-channel RPCMO signaling reinsertion.
RINDO
RSB Time Slot
Indicator
O
Active-high output pulse marks selective receive system bus time slots as
programmed by SBCn [addr 0E0–0FF]. RINDO occurs on RSBCKI rising or
falling edges as selected by RPCM_NEG (see [RSBI; addr 0D1]).
RFSYNC
RSB Frame Sync
PIO
Input or output RSB frame sync (see [RFSYNC_IO; addr 018]). RFSYNC
output is active-high for 1 RSB clock cycle at programmed offset bit
location (see [RSYNC_BIT; addr 0D2]), marking offset bit within each RSB
frame and repeating once every 125 µs. RSB timebase and RFSYNC
output frame alignment begins at an arbitrary position and changes
alignment according to RSLIP mode (see [RSBI; addr 0D1]). When
RFSYNC is programmed as an input, the low-to-high signal transition is
detected and aligns RSB timebase to the programmed offset. RSB
timebase flywheels at 125
µs frame interval after the last RFSYNC is
applied.
RMSYNC
RSB Multiframe Sync
PIO
Input or output RSB multiframe sync (see [RMSYNC_IO; addr 018]).
RMSYNC output is active-high for 1 RSB clock cycle at programmed offset
bit location (see [RSYNC_BIT; addr 0D2]), marking offset bit within each
RSB multiframe and repeating once every 6 ms coinciding with RFSYNC.
RSB timebase and RMSYNC output multiframe alignment begins at an
arbitrary position and changes alignment according to RSLIP mode (see
[RSBI; addr 0D1]). When RMSYNC is programmed as input, the
low-to-high signal transition is detected and aligns the RSB timebase to
the programmed offset and the first frame of the multiframe. RSB
timebase flywheels at 6 ms multiframe interval after the last RMSYNC is
applied.
Table 1-1. Hardware Signal Definitions (6 of 8)
Pin Label
Signal Name
I/O
Definition


Similar Part No. - BT8375

ManufacturerPart #DatasheetDescription
logo
Laird Tech Smart Techno...
BT830 LSTD-BT830 Datasheet
2Mb / 40P
   Dual-Mode UART HCI Module
BT830-SA LSTD-BT830-SA Datasheet
2Mb / 40P
   Dual-Mode UART HCI Module
BT830-ST LSTD-BT830-ST Datasheet
2Mb / 40P
   Dual-Mode UART HCI Module
logo
List of Unclassifed Man...
BT832 ETC2-BT832 Datasheet
881Kb / 22P
   Nordic nRF52 with ARM Cortex M4F
BT832A ETC2-BT832A Datasheet
881Kb / 22P
   Nordic nRF52 with ARM Cortex M4F
More results

Similar Description - BT8375

ManufacturerPart #DatasheetDescription
logo
Allied Components Inter...
AHSC-1608S ALLIED-AHSC-1608S Datasheet
289Kb / 1P
   T1/E1/CEPT/ISDN - Primary Transformer
logo
Rhombus Industries Inc.
T-16100 RHOMBUS-IND-T-16100 Datasheet
70Kb / 2P
   T1 / E1 / ISDN PRI Quad T1/E1
logo
PCA ELECTRONICS INC.
EPA3492S PCA-EPA3492S Datasheet
88Kb / 1P
   T1/E1 and ISDN-PRI Transformer
EPA4027S PCA-EPA4027S Datasheet
88Kb / 1P
   T1/E1 and ISDN-PRI Transformer
logo
XFMRS Inc.
XF0023E2 XFMRS-XF0023E2 Datasheet
33Kb / 1P
   T1/E1/ISDN-PRI
XF0023E4 XFMRS-XF0023E4 Datasheet
33Kb / 1P
   T1/E1/ISDN-PRI
XF0023E9 XFMRS-XF0023E9 Datasheet
41Kb / 1P
   T1/E1/ISDN-PRI
XF0023E12 XFMRS-XF0023E12 Datasheet
43Kb / 1P
   T1/E1/ISDN-PRI
logo
PCA ELECTRONICS INC.
EPA3296S PCA-EPA3296S Datasheet
41Kb / 1P
   T1/E1 ISDN Transformer
logo
Bothhand USA, LP.
S4937A BOTHHAND-S4937A Datasheet
20Kb / 1P
   ISDN T1/E1 TRANSFORMER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com