CY7C1670KV18-450BZXC datasheet(3/30 Pages) CYPRESS

Part #	CY7C1670KV18-450BZXC

Description	144-Mbit DDR II SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)

Download	30 Pages

Scroll/Zoom	100%

Manufacturer	CYPRESS [Cypress Semiconductor]

Direct Link	http://www.cypress.com

Logo

3 / 30 page

Document Number: 001-44062 Rev. *K

Page 3 of 30

CY7C1668KV18

CY7C1670KV18

Contents

Pin Configuration ............................................................. 4

Pin Definitions .................................................................. 5

Functional Overview ........................................................ 6

Read Operations ......................................................... 6

Write Operations ......................................................... 6

Byte Write Operations ................................................. 6

DDR Operation ............................................................ 6

Depth Expansion ......................................................... 7

Programmable Impedance .......................................... 7

Echo Clocks ................................................................ 7

Valid Data Indicator (QVLD) ........................................ 7

PLL .............................................................................. 7

Application Example ........................................................ 7

Truth Table ........................................................................ 8

Write Cycle Descriptions ................................................. 8

Write Cycle Descriptions ................................................. 9

IEEE 1149.1 Serial Boundary Scan (JTAG) .................. 10

Disabling the JTAG Feature ...................................... 10

Test Access Port ....................................................... 10

Performing a TAP Reset ........................................... 10

TAP Registers ........................................................... 10

TAP Instruction Set ................................................... 10

TAP Controller State Diagram ....................................... 12

TAP Controller Block Diagram ...................................... 13

TAP Electrical Characteristics ...................................... 13

TAP AC Switching Characteristics ............................... 14

TAP Timing and Test Conditions .................................. 15

Identification Register Definitions ................................ 16

Scan Register Sizes ....................................................... 16

Instruction Codes ........................................................... 16

Boundary Scan Order .................................................... 17

Power Up Sequence in DDR II+ SRAM ......................... 18

Power Up Sequence ................................................. 18

PLL Constraints ......................................................... 18

Maximum Ratings ........................................................... 19

Operating Range ............................................................. 19

Neutron Soft Error Immunity ......................................... 19

Electrical Characteristics ............................................... 19

DC Electrical Characteristics ..................................... 19

AC Electrical Characteristics ..................................... 21

Capacitance .................................................................... 21

Thermal Resistance ........................................................ 21

AC Test Loads and Waveforms ..................................... 21

Switching Characteristics .............................................. 22

Switching Waveforms .................................................... 24

Read/Write/Deselect Sequence ................................ 24

Ordering Information ...................................................... 25

Ordering Code Definitions ......................................... 25

Package Diagram ............................................................ 26

Acronyms ........................................................................ 27

Document Conventions ................................................. 27

Units of Measure ....................................................... 27

Document History Page ................................................. 28

Sales, Solutions, and Legal Information ...................... 30

Worldwide Sales and Design Support ....................... 30

Products .................................................................... 30

PSoC® Solutions ...................................................... 30

Cypress Developer Community ................................. 30

Technical Support ..................................................... 30

Similar Part No. - CY7C1670KV18-450BZXC

Manufacturer	Part #	Datasheet	Description
Cypress Semiconductor	CY7C167A	140Kb / 9P	16K x 1 Static RAM
	CY7C167A-15PC	140Kb / 9P	16K x 1 Static RAM
	CY7C167A-15VC	140Kb / 9P	16K x 1 Static RAM
	CY7C167A-20PC	140Kb / 9P	16K x 1 Static RAM
	CY7C167A-20VC	140Kb / 9P	16K x 1 Static RAM

More results

Similar Description - CY7C1670KV18-450BZXC

Manufacturer	Part #	Datasheet	Description
Cypress Semiconductor	CY7C1648KV18	857Kb / 30P	144-Mbit DDR II SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency)
	CY7C1648KV18	783Kb / 29P	144-Mbit DDR II SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency)
	CY7C2670KV18	824Kb / 30P	144-Mbit DDR II SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency) with ODT
	CY7C1166KV18	874Kb / 29P	18-Mbit DDR II SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
	CY7C1146KV18	885Kb / 29P	18-Mbit DDR II SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
	CY7C1268KV18	871Kb / 28P	36-Mbit DDR II SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
	CY7C11661KV18	754Kb / 26P	18-Mbit DDR II SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
	CY7C1268XV18	900Kb / 28P	36-Mbit DDR II Xtreme SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
Renesas Technology Corp	R1QBA4436RBG	917Kb / 30P	144-Mbit DDR?줚I SRAM 2-word Burst Architecture (2.5 Cycle Read latency)
Cypress Semiconductor	CY7C1663KV18	779Kb / 31P	144-Mbit QDR짰 II SRAM Four-Word Burst Architecture (2.5 Cycle Read Latency)

More results

CY7C1670KV18-450BZXC Datasheet(PDF) 3 Page - Cypress Semiconductor

CY7C1670KV18-450BZXC Datasheet(HTML) 3 Page - Cypress Semiconductor

Similar Part No. - CY7C1670KV18-450BZXC

Similar Description - CY7C1670KV18-450BZXC

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30

Datasheet Download

Link URL