Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY7C1380KV33-167AXC Datasheet(PDF) 9 Page - Cypress Semiconductor

Part # CY7C1380KV33-167AXC
Description  18-Mbit (512K36/1M18) Pipelined SRAM
Download  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1380KV33-167AXC Datasheet(HTML) 9 Page - Cypress Semiconductor

Back Button CY7C1380KV33-167AXC Datasheet HTML 5Page - Cypress Semiconductor CY7C1380KV33-167AXC Datasheet HTML 6Page - Cypress Semiconductor CY7C1380KV33-167AXC Datasheet HTML 7Page - Cypress Semiconductor CY7C1380KV33-167AXC Datasheet HTML 8Page - Cypress Semiconductor CY7C1380KV33-167AXC Datasheet HTML 9Page - Cypress Semiconductor CY7C1380KV33-167AXC Datasheet HTML 10Page - Cypress Semiconductor CY7C1380KV33-167AXC Datasheet HTML 11Page - Cypress Semiconductor CY7C1380KV33-167AXC Datasheet HTML 12Page - Cypress Semiconductor CY7C1380KV33-167AXC Datasheet HTML 13Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 33 page
background image
CY7C1380KV33
CY7C1382KV33
Document Number: 001-97878 Rev. *E
Page 9 of 33
Sleep Mode
The ZZ input pin is an asynchronous input. Asserting ZZ places
the SRAM in a power conservation sleep mode. Two clock cycles
are required to enter into or exit from this sleep mode. While in
this mode, data integrity is guaranteed. Accesses pending when
entering the sleep mode are not considered valid nor is the
completion of the operation guaranteed. The device must be
deselected prior to entering the sleep mode. CE1, CE2, CE3,
ADSP, and ADSC must remain inactive for the duration of tZZREC
after the ZZ input returns LOW.
Interleaved Burst Address Table
(MODE = Floating or VDD)
First
Address
A1:A0
Second
Address
A1:A0
Third
Address
A1:A0
Fourth
Address
A1:A0
00
01
10
11
01
00
11
10
10
11
00
01
11
10
01
00
Linear Burst Address Table
(MODE = GND)
First
Address
A1:A0
Second
Address
A1:A0
Third
Address
A1:A0
Fourth
Address
A1:A0
00
01
10
11
01
10
11
00
10
11
00
01
11
00
01
10
ZZ Mode Electrical Characteristics
Parameter
Description
Test Conditions
Min
Max
Unit
IDDZZ
Sleep mode standby current
ZZ > VDD– 0.2 V
65
mA
tZZS
Device operation to ZZ
ZZ > VDD – 0.2 V
2tCYC
ns
tZZREC
ZZ recovery time
ZZ < 0.2 V
2tCYC
–ns
tZZI
ZZ Active to sleep current
This parameter is sampled
2tCYC
ns
tRZZI
ZZ Inactive to exit sleep current This parameter is sampled
0
ns


Similar Part No. - CY7C1380KV33-167AXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1380B CYPRESS-CY7C1380B Datasheet
841Kb / 34P
   512K x 36/1M x 18 Pipelined SRAM
CY7C1380B-133AC CYPRESS-CY7C1380B-133AC Datasheet
841Kb / 34P
   512K x 36/1M x 18 Pipelined SRAM
CY7C1380B-133AI CYPRESS-CY7C1380B-133AI Datasheet
841Kb / 34P
   512K x 36/1M x 18 Pipelined SRAM
CY7C1380B-133BGC CYPRESS-CY7C1380B-133BGC Datasheet
841Kb / 34P
   512K x 36/1M x 18 Pipelined SRAM
CY7C1380B-133BGI CYPRESS-CY7C1380B-133BGI Datasheet
841Kb / 34P
   512K x 36/1M x 18 Pipelined SRAM
More results

Similar Description - CY7C1380KV33-167AXC

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY7C1386KV33 CYPRESS-CY7C1386KV33 Datasheet
390Kb / 23P
   18-Mbit (512K 횞 36/1M 횞 18) Pipelined DCD Sync SRAM
CY7C1370KV25 CYPRESS-CY7C1370KV25 Datasheet
2Mb / 30P
   18-Mbit (512K 횞 36/1M 횞 18) Pipelined SRAM with NoBL??Architecture
CY7C1370KV33 CYPRESS-CY7C1370KV33 Datasheet
999Kb / 32P
   18-Mbit (512K 횞 36/1M 횞 18) Pipelined SRAM with NoBL??Architecture (With ECC)
CY7C1370B CYPRESS-CY7C1370B Datasheet
759Kb / 27P
   512K 횞 36/1M 횞 18 Pipelined SRAM with NoBL Architecture
CY7C1444KV33 CYPRESS-CY7C1444KV33 Datasheet
1Mb / 22P
   36-Mbit (1M 횞 36/2M 횞 18) Pipelined DCD Sync SRAM
CY7C1381KV33 CYPRESS-CY7C1381KV33 Datasheet
1Mb / 34P
   18-Mbit (512K 횞 36/1M 횞 18) Flow-Through SRAM (With ECC)
CY7C1440KV33 CYPRESS-CY7C1440KV33 Datasheet
3Mb / 33P
   36-Mbit (1M 횞 36/2M 횞 18) Pipelined Sync SRAM (With ECC)
CY7C1460SV25 CYPRESS-CY7C1460SV25 Datasheet
429Kb / 31P
   36-Mbit (1M 횞 36/2M 횞 18) Pipelined SRAM with NoBL??Architecture
CY7C1380D CYPRESS-CY7C1380D_11 Datasheet
1Mb / 33P
   18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM
CY7C1380DV33 CYPRESS-CY7C1380DV33 Datasheet
1Mb / 33P
   18-Mbit (512 K 횞 36/1 M 횞 18) Pipelined SRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com