Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CY8C4128FNI-BL563 Datasheet(PDF) 5 Page - Cypress Semiconductor

Part # CY8C4128FNI-BL563
Description  Programmable System-on-Chip (PSoC짰)
Download  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY8C4128FNI-BL563 Datasheet(HTML) 5 Page - Cypress Semiconductor

  CY8C4128FNI-BL563 Datasheet HTML 1Page - Cypress Semiconductor CY8C4128FNI-BL563 Datasheet HTML 2Page - Cypress Semiconductor CY8C4128FNI-BL563 Datasheet HTML 3Page - Cypress Semiconductor CY8C4128FNI-BL563 Datasheet HTML 4Page - Cypress Semiconductor CY8C4128FNI-BL563 Datasheet HTML 5Page - Cypress Semiconductor CY8C4128FNI-BL563 Datasheet HTML 6Page - Cypress Semiconductor CY8C4128FNI-BL563 Datasheet HTML 7Page - Cypress Semiconductor CY8C4128FNI-BL563 Datasheet HTML 8Page - Cypress Semiconductor CY8C4128FNI-BL563 Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 47 page
background image
PRELIMINARY
PSoC® 4: PSoC 4XX8 BLE 4.2
Family Datasheet
Document Number: 002-09848 Rev. *B
Page 5 of 47
Functional Definition
CPU and Memory Subsystem
CPU
The Cortex-M0 CPU in PSoC 4XX8 BLE 4.2 is part of the 32-bit
MCU subsystem, which is optimized for low-power operation
with extensive clock gating. It mostly uses 16-bit instructions and
executes a subset of the Thumb-2 instruction set. This enables
fully compatible binary upward migration of the code to
higher-performance processors such as Cortex-M3 and M4. The
Cypress implementation includes a hardware multiplier that
provides a 32-bit result in one cycle. It includes a nested vectored
interrupt controller (NVIC) block with 32 interrupt inputs and a
wakeup interrupt controller (WIC). The WIC can wake the
processor up from the Deep Sleep mode, allowing power to the
main processor to be switched off when the chip is in the Deep
Sleep mode. The Cortex-M0 CPU provides a nonmaskable
interrupt (NMI) input, which is made available to the user when
it is not in use for system functions requested by the user.
The CPU also includes an SWD interface, which is a 2-wire form
of JTAG; the debug configuration used for PSoC 4XX8 BLE 4.2
has four break-point (address) comparators and two watchpoint
(data) comparators.
Flash
The PSoC 4XX8 BLE 4.2 device has a flash module with either
128 KB or 256 KB of flash memory, tightly coupled to the CPU to
improve average access times from the flash block. The flash
block is designed to deliver 2 wait-state (WS) access time at 48
MHz and with 1-WS access time at 24 MHz. The flash
accelerator delivers 85% of single-cycle SRAM access
performance on average. Part of the flash module can be used
to emulate EEPROM operation if required. Maximum erase and
program time is 20 ms per row (256 bytes). This also applies to
the emulated EEPROM.
SRAM
SRAM memory is retained during Hibernate.
SROM
The 8-KB supervisory ROM contains a library of executable
functions for flash programming. These functions are accessed
through supervisory calls (SVC) and enable in-system
programming of the flash memory.
DMA
A DMA engine, with eight channels, is provided that can do 32-bit
transfers and has chainable ping-pong descriptors.
System Resources
Power System
The power system is described in detail in the section Power on
page 16. It provides an assurance that the voltage levels are as
required for the respective modes, and can either delay the mode
entry (on power-on reset (POR), for example) until voltage levels
are as required or generate resets (brownout detect (BOD)) or
interrupts when the power supply reaches a particular program-
mable level between 1.8 and 4.5 V (low voltage detect (LVD)).
PSoC 4XX8 BLE 4.2 operates with a single external supply (1.71
to 5.5 V without radio, and 1.9 V to 5.5 V with radio). The device
has five different power modes; transitions between these modes
are managed by the power system. PSoC 4XX8 BLE 4.2 provides
Sleep, Deep Sleep, Hibernate, and Stop low-power modes. Refer
to the Technical Reference Manual for more details.
Clock System
The PSoC 4XX8 BLE 4.2 clock system is responsible for
providing clocks to all subsystems that require clocks and for
switching between different clock sources without glitching. In
addition, the clock system ensures that no metastable conditions
occur.
The clock system for PSoC 4XX8 BLE 4.2 consists of the internal
main oscillator (IMO), the internal low-speed oscillator (ILO), the
24-MHz external crystal oscillator (ECO) and the 32-kHz watch
crystal oscillator (WCO). In addition, an external clock may be
supplied from a pin.
IMO Clock Source
The IMO is the primary source of internal clocking in PSoC 4XX8
BLE 4.2. It is trimmed during testing to achieve the specified
accuracy. Trim values are stored in nonvolatile latches (NVL).
Additional trim settings from flash can be used to compensate for
changes. The IMO default frequency is 24 MHz and it can be
adjusted between 3 to 48 MHz in steps of 1 MHz. The IMO
tolerance with Cypress-provided calibration settings is ±2%.
ILO Clock Source
The ILO is a very low-power oscillator, which is primarily used to
generate clocks for the peripheral operation in the Deep Sleep
mode. ILO-driven counters can be calibrated to the IMO to
improve accuracy. Cypress provides a software component,
which does the calibration.
External Crystal Oscillator (ECO)
The ECO is used as the active clock for the BLE subsystem to
meet the ±50-ppm clock accuracy of the Bluetooth 4.2
Specification. PSoC 4XX8 BLE 4.2 includes a tunable load
capacitor to tune the crystal clock frequency by measuring the
actual clock frequency. The high-accuracy ECO clock can also
be used as a system clock.
Watch Crystal Oscillator (WCO)
The WCO is used as the sleep clock for the BLE subsystem to
meet the ±500-ppm clock accuracy for the Bluetooth 4.2
Specification. The sleep clock provides an accurate sleep timing
and enables wakeup at the specified advertisement and
connection intervals. The WCO output can be used to realize the
real-time clock (RTC) function in firmware.
Watchdog Timer
A watchdog timer is implemented in the clock block running from
the ILO or from the WCO; this allows the watchdog operation
during Deep Sleep and generates a watchdog reset if not
serviced before the timeout occurs. The watchdog reset is
recorded in the Reset Cause register. With the WCO and
firmware, an accurate real-time clock (within the bounds of the
32-kHz crystal accuracy) can be realized.


Similar Part No. - CY8C4128FNI-BL563

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY8C4128FNI-BL443 CYPRESS-CY8C4128FNI-BL443 Datasheet
4Mb / 47P
   Programmable System-on-Chip
CY8C4128FNI-BL443 CYPRESS-CY8C4128FNI-BL443 Datasheet
1Mb / 48P
   Programmable System-on-Chip (PSoC짰)
CY8C4128FNI-BL443 CYPRESS-CY8C4128FNI-BL443 Datasheet
1Mb / 48P
   Programmable System-on-Chip (PSoC짰)
CY8C4128FNI-BL453 CYPRESS-CY8C4128FNI-BL453 Datasheet
4Mb / 47P
   Programmable System-on-Chip
CY8C4128FNI-BL453 CYPRESS-CY8C4128FNI-BL453 Datasheet
1Mb / 48P
   Programmable System-on-Chip (PSoC짰)
More results

Similar Description - CY8C4128FNI-BL563

ManufacturerPart #DatasheetDescription
logo
Cypress Semiconductor
CY8C24633 CYPRESS-CY8C24633_10 Datasheet
1Mb / 51P
   PSoC짰 Programmable System-on-Chip
CY8C21234 CYPRESS-CY8C21234_12 Datasheet
1Mb / 50P
   PSoC짰 Programmable System-on-Chip?
CY8C28243 CYPRESS-CY8C28243_13 Datasheet
2Mb / 80P
   PSoC짰 Programmable System-on-Chip?
CY8C3244LTI-123T CYPRESS-CY8C3244LTI-123T Datasheet
11Mb / 128P
   Programmable System-on-Chip (PSoC짰)
CY8C5888LTQ-LP097 CYPRESS-CY8C5888LTQ-LP097 Datasheet
738Kb / 52P
   PSoC짰 Programmable System-on-Chip
PSOC4200DS CYPRESS-PSOC4200DS Datasheet
633Kb / 28P
   Programmable System-on-Chip (PSoC짰)
CY8C3245LTI-163T CYPRESS-CY8C3245LTI-163T Datasheet
11Mb / 128P
   Programmable System-on-Chip (PSoC짰)
CY8C3246LTI-149 CYPRESS-CY8C3246LTI-149 Datasheet
11Mb / 128P
   Programmable System-on-Chip (PSoC짰)
CY8C24633-24PVXIT CYPRESS-CY8C24633-24PVXIT Datasheet
738Kb / 52P
   PSoC짰 Programmable System-on-Chip
CY8C24994 CYPRESS-CY8C24994 Datasheet
1Mb / 46P
   PSoC짰 Programmable System-on-Chip?
PSOC4200D CYPRESS-PSOC4200D Datasheet
620Kb / 28P
   Programmable System-on-Chip (PSoC짰)
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com