CYW20730

Document Number: 002-14824 Rev. *J

Page 3 of 50

Figure 1. Functional Block Diagram

IoT Resources

Cypress provides a wealth of data at http://www.cypress.com/internet-things-iot to help you to select the right IoT device for your

design, and quickly and effectively integrate the device into your design. Cypress provides customer access to a wide range of

information, including technical documentation, schematic diagrams, product bill of materials, PCB layout information, and software

updates. Customers can acquire technical documentation and software from the Cypress Support Community website



Keyboard

Matrix

Scanner

w/FIFO

3- Axis

Mouse

Signal

Controller

Processing

Unit

(ARM -CM3)

System Bus

Bluetooth

Baseband

Core

2.4 GHz

Radio

RF Control

and Data

T/R

Switch

RF I/O

GPIO

Control/

Status

Registers

Frequency

Synthesizer

40 GPIO on the 64-pin BGA

(22 GPIO on the 40-pin QFN)

(14 GPIO on the 32-pin QFN)

24 MHz

Ref Xtal

PMU

I/O Ring Bus

I/O Ring

Control

Registers

Peripheral

Interface

Block

1.2V VDD_CORE

Domain

VDD_IO

Domain

WAKE

1.2V

LDO

1.425V to 3.6V

1.2V

VDD_CORE

320K

ROM

60K

RAM

BSC/SPI

Master

Interface

compa ble)

SDA/

MOSI

SCL/

SCK

6 Quadrature

Inputs (3 pair) +

High Current

Driver Controls

8 x 20

Scan

Matrix

40 GPIO

32 kHz

LPCLK

28 ADC

Inputs

24

MHz

hclk

(24 MHz to 1 MHz)

AutoCal

MISO

1.2V VDD_RF

Domain

PWM

WDT

128 kHz

LPO

÷4

32 kHz

LPCLK

128 kHz

LPCLK

32 kHz

Power

1.62V to 3.6V

VDD_IO

1.2V

POR

1.2V

Test

UART

IR

I/O

IR

Mod.

and

Learning

SPI

M/S

MIA

POR

28 ADC

Inputs

CT

ADC

VSS,

VDDO,

VDDC

Periph

UART

UART_RXD

UART_TXD

Tx

Rx

RTS_N

CTS_N

Muxed on GPIO

Volt. Trans

3-D Glasses

and Triac

1.62V to 3.6V