Electronic Components Datasheet Search |
|
Si8384PF-IU Datasheet(PDF) 5 Page - Silicon Laboratories |
|
Si8384PF-IU Datasheet(HTML) 5 Page - Silicon Laboratories |
5 / 30 page 2.2.3 SPI Read Operation Referring to Figure 2.2 SPI Communication Packet Structure, Write Operation and Control Byte Structure on page 3, in a SPI read op- eration the control byte will only have bit6 set to a 1 in a single Si838x device organization (no daisy-chaining). For the Si838x, bit7 (the broadcast bit) is ignored during a read operation since only one device may be read at a time in either a single or daisy chained organi- zation. The second byte in the three byte read packet is provided by the SPI master to designate the address of the Si838x internal register to be queried. If the read address provided does not correspond to a physically available Si838x internal register, all zeroes will be re- turned as the read value by the Si838x. The read data is provided during the final byte of the three byte read communication packet to the querying master SPI device utilizing the Si838x’s MISO output, which remains tristated at all other times. The SPI read operation timing diagram is illustrated in the figure below. NSS SCLK MOSI Control[7:0] Address[7:0] ReadData[7:0] MISO Figure 2.3. SPI Read Operation 2.2.4 SPI Write Operation Again referring to Figure 2.2 SPI Communication Packet Structure, Write Operation and Control Byte Structure on page 3, in a SPI write operation the control byte may optionally have bit7 (the broadcast bit) set to a 1. During a SPI write operation, the broadcast bit forces all daisy-chained Si838x devices to update the designated internal SPI register with the supplied write data, regardless of the Si838x device being addressed using the CID[3:0] field of the control word. The second byte in the three byte write packet is provided by the SPI master to designate the address of the Si838x internal register to be updated. If the write address provided does not correspond to a physically available Si838x internal register, no internal Si838x SPI register update will occur. The write data is provided by the SPI master during the final byte of the three byte write communication packet. The Si838x MISO output remains tri-stated during the entire SPI write operation. The SPI write operation timing diagram is illustrated in the figure below. NSS SCLK MOSI Control[7:0] Address[7:0] MISO hiZ WriteData[7:0] Figure 2.4. SPI Write Operation Si838x Data Sheet Functional Description silabs.com | Smart. Connected. Energy-friendly. Rev. 0.5 | 4 |
Similar Part No. - Si8384PF-IU |
|
Similar Description - Si8384PF-IU |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |