Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

CY28346OCT Datasheet(PDF) 2 Page - Silicon Laboratories

Part No. CY28346OCT
Description  Clock Synthesizer with Differential CPU Outputs
Download  19 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  SILABS [Silicon Laboratories]
Homepage  http://www.silabs.com
Logo SILABS - Silicon Laboratories

CY28346OCT Datasheet(HTML) 2 Page - Silicon Laboratories

  CY28346OCT Datasheet HTML 1Page - Silicon Laboratories CY28346OCT Datasheet HTML 2Page - Silicon Laboratories CY28346OCT Datasheet HTML 3Page - Silicon Laboratories CY28346OCT Datasheet HTML 4Page - Silicon Laboratories CY28346OCT Datasheet HTML 5Page - Silicon Laboratories CY28346OCT Datasheet HTML 6Page - Silicon Laboratories CY28346OCT Datasheet HTML 7Page - Silicon Laboratories CY28346OCT Datasheet HTML 8Page - Silicon Laboratories CY28346OCT Datasheet HTML 9Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 19 page
background image
CY28346
........................Document #: 38-07331 Rev. *C Page 2 of 19
Pin Description
Pin
Name
PWR
I/O
Description
2XIN
I
Oscillator Buffer Input. Connect to a crystal or to an external clock.
3XOUT
VDD
O
Oscillator Buffer Output. Connect to a crystal. Do not connect when an external
clock is applied at XIN.
52, 51, 49, 48,
45, 44
CPUT(0:2),
CPUC(0:2)
VDD
O
Differential Host Output Clock Pairs. See Table 1 for frequency/functionality.
10, 11, 12, 13,
16, 17, 18
PCI(0:6)
VDDP
O
PCI Clock Outputs. Are synchronous to 66IN or 3V66 clock. See Table 1.
5, 6, 7
PCIF (0:2)
VDD
O
33MHz PCI Clocks.
2 copies of 66IN or 3V66 clocks that may be free running
(not stopped when PCI_STP# is asserted LOW) or may be stoppable depending
on the programming of SMBus register Byte3,Bits (3:5).
56
REF
VDD
O
Buffered Output Copy of the Device’s XIN Clock.
42
IREF
VDD
I
Current Reference Programming Input for CPU Buffers. A resistor is
connected between this pin and VSSIREF.
28
VTT_PG#
VDD
I
Qualifying Input that Latches S(0:2) and MULT0. When this input is at a logic
LOW, the S(0:2) and MULT0 are latched.
39
48MUSB
VDD48
O
Fixed 48 MHz USB Clock Outputs.
38
48MDOT
VDD48
O
Fixed 48 MHZ DOT Clock Outputs.
33
3V66_0
VDD
O
3.3V 66 MHz Fixed-frequency Clock.
35
3V66_1/VCH
VDD
O
3.3V Clock Selectable with SMBus Byte0,Bit5, When Byte5,Bit5. When Byte
0,Bit 5 is at a logic 1, then this pin is a 48M output clock. When Byte0,Bit5 is a
logic 0, this is a 66M output clock (default).
25
PD#
VDD
I
PU
Power-down Mode Pin. A logic LOW level causes the device to enter a
power-down state. All internal logic is turned off except for the SMBus logic. All
output buffers are stopped.
43
MULT0
I
PU
Programming Input Selection for CPU Clock Current Multiplier.
55, 54
S(0,1)
I
I
Frequency Select Inputs. See Table 1.
29
SDATA
I
I
Serial Data Input. Conforms to the SMBus specification of a Slave
Receive/Transmit device. It is an input when receiving data. It is an open drain
output when acknowledging or transmitting data.
30
SCLK
I
I
Serial Clock Input. Conforms to the SMBus specification.
40
S2
VDD
I
T
Frequency Select Input. See Table 1. This is a Tri-level input which is driven
HIGH, LOW or driven to a intermediate level.
34
PCI_STP#
VDD
I
PU
PCI Clock Disable Input. When asserted LOW, PCI (0:6) clocks are synchro-
nously disabled in a LOW state. This pin does not effect PCIF (0:2) clocks’
outputs if they are programmed to be PCIF clocks via the device’s SMBus
interface.
53
CPU_STP#
VDD
I
PU
CPU Clock Disable Input. When asserted LOW, CPUT (0:2) clocks are
synchronously disabled in a HIGH state and CPUC(0:2) clocks are synchro-
nously disabled in a LOW state.
24
66IN/3V66_5
VDD
I/O
Input Connection for 66CLK(0:2) Output Clock Buffers if S2 = 1, or output
clock for fixed 66-MHz clock if S2 = 0. See Table 1.
21, 22, 23
66B(0:2)/
3V66(2:4)
VDD
O
3.3V Clock Outputs. These clocks are buffered copies of the 66IN clock or fixed
at 66 MHz. See Table 1.
1, 8, 14, 19, 32,
37, 46, 50
VDD
PWR 3.3V Power Supply.
4, 9, 15, 20, 27,
31, 36, 47
VSS
PWR Common Ground.
41
VSSIREF
PWR Current Reference Programming Input for CPU Buffers. A resistor is
connected between this pin and IREF. This pin should also be returned to device
VSS.
26
VDDA
–PWR Analog Power Input. Used for phase-locked loops (PLLs) and internal analog
circuits. It is also specifically used to detect and determine when power is at an
acceptable level to enable the device to operate.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn