Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

CY28346OCT Datasheet(PDF) 7 Page - Silicon Laboratories

Part No. CY28346OCT
Description  Clock Synthesizer with Differential CPU Outputs
Download  19 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  SILABS [Silicon Laboratories]
Homepage  http://www.silabs.com
Logo SILABS - Silicon Laboratories

CY28346OCT Datasheet(HTML) 7 Page - Silicon Laboratories

Back Button CY28346OCT Datasheet HTML 3Page - Silicon Laboratories CY28346OCT Datasheet HTML 4Page - Silicon Laboratories CY28346OCT Datasheet HTML 5Page - Silicon Laboratories CY28346OCT Datasheet HTML 6Page - Silicon Laboratories CY28346OCT Datasheet HTML 7Page - Silicon Laboratories CY28346OCT Datasheet HTML 8Page - Silicon Laboratories CY28346OCT Datasheet HTML 9Page - Silicon Laboratories CY28346OCT Datasheet HTML 10Page - Silicon Laboratories CY28346OCT Datasheet HTML 11Page - Silicon Laboratories Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 19 page
background image
CY28346
........................Document #: 38-07331 Rev. *C Page 7 of 19
Buffer Characteristics
Current Mode CPU Clock Buffer Characteristics
The current mode output buffer detail and current reference
circuit details are contained in the previous table of this data
sheet. The following parameters are used to specify output
buffer characteristics:
1. Output impedance of the current mode buffer circuit—Ro
(see Figure 4).
2. Minimum and maximum required voltage operation range
of the circuit—Vop (see Figure 4).
3. Series resistance in the buffer circuit—Ros (see Figure 4).
4. Current accuracy at given configuration into nominal test
load for given configuration.
Iout is selectable depending on implementation. The param-
eters above apply to all configurations. Vout is the voltage at
the pin of the device.
The various output current configurations are shown in the
host swing select functions table. For all configurations, the
deviation from the expected output current is ±7% as shown in
the current accuracy table.
2.4V
0.4V
3.3V
0V
Tr
Tf
1.5V
3.3V signals
tDC
Probe
Output under Test
Load Cap
-
-
Figure 3. For Single-ended Output Signals
1.2V
0V
Iout
Iout
Ros
Ro
VDD3 (3.3V +/- 5%)
Vout = 1.2V max
Vout
Slope ~ 1/R
0
Figure 4. Buffer Characteristics


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn