Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

TPS54900PW Datasheet(PDF) 5 Page - Texas Instruments

Part No. TPS54900PW
Description  PROGRAMMABLE FOUR-CHANNEL STEP-DOWN DC/DC CONVERTER
Download  16 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  TI [Texas Instruments]
Homepage  http://www.ti.com
Logo 

TPS54900PW Datasheet(HTML) 5 Page - Texas Instruments

 
Zoom Inzoom in Zoom Outzoom out
 5 / 16 page
background image
TPS54900
SLVS405 – OCTOBER 2001
5
www.ti.com
detailed description
reference system/voltage divider and multiplexer
The reference system consists of a band-gap circuit, four digital to analog converter outputs (DACs), and
smoothing filters. The reference system provides independent set-point voltages to the PWM control loops of
each channel, and are programmed via the 4-wire serial port. Output control of the regulators is provided in 15
steps with 400-mV resolution over a range of 7.5 V to 13.1 V. The DACs can also be programmed to force the
PMOSFETs into the fully on pass-through or bypass mode to pass the input voltage to any output.
UVLO circuit and power-up state
The undervoltage lockout (UVLO) circuit controls device operation when the input voltage is below the UVLO
threshold such as during power up or power down. Hysteresis built in to the UVLO detection circuit reduces
sensitivity to noise and ripple on the power supply inputs to the TPS54900. Prior to reaching the UVLO threshold,
the ramp oscillator is disabled so that no switching occurs in the TPS54900, the PMOS transistors are forced
into the off-state, and the registers and DACs are reset. Once the UVLO threshold is reached, the soft-start
sequence begins. If the input voltage falls below the UVLO threshold after the device is programmed and
operating, all four outputs are disabled, the DACs are set to zero volts, and the programming registers are reset.
Subsequently returning VIN above the UVLO threshold requires reinitialization of the phase stagger and
channel voltage programming
soft-start sequence and voltage transitioning
When the supply voltage exceeds the UVLO threshold, the TPS54900 is ready to be programmed via the serial
interface. As each channel is programmed and enabled with a voltage code, the channel DACs begin stepping
the output up from zero volts to the target voltage in 200-mV increments. If the target voltage is 15 V (i.e.,
pass-through mode) the DAC continues to increment in 200-mV steps between 13.1 V and the fully on state.
When a channel is commanded to transition from one voltage level to another, the output steps up (or down)
to the new level in 200-mV increments. The period between each DAC increment is approximately 87
µs when
the SCLK frequency equals 4.416 MHz. This results in a maximum ramp-up time of 8 ms when stepping from
0 V to 15 V, and a maximum transition time between max and min regulation voltages (7.5 V, 13.1 V) of 4 ms.
The use of small step increments provides a smooth predictable ramp and prevents inadvertent tripping of the
overcurrent limit.
During this transition period, the channel status may be read via the 4-wire serial port using the read protocol.
The data returned is nonzero while channel is transitioning.
oscillator, divider and sync circuit
The TPS54900 has a free-running internal ramp oscillator that operates at a nominal frequency of 450 kHz.
When the 4.416-MHz SCLK signal is present, a synchronous divide-by-eight circuit provides a 552-kHz clock
to synchronize the PWM ramp. The start of the ramp is coincident with every eighth rising edge of SCLK. If the
TPS54900 SCLK pin is driven at a frequency lower than eight times the free-running frequency of the oscillator
(fosc), it may result in chaotic operation. Care should be taken to ensure that the minimum frequency at the SCLK
input is 4.4 MHz.
phase stagger circuit
When two TPS54900 devices are used as a pair to operate as an 8-channel unit, the PWM ramps in the two
devices can be phase staggered to reduce input ripple and bypass requirements. The initialization command
forces the PWM ramp of the device with its CBS pin tied low to be staggered by four SCLK cycles compared
to the device with its CBS pin forced to a logic high. Note that this command clears the voltage programming
in both devices and disables the outputs. Voltage programming instructions can be issued immediately following
the initialization command.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn