Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

FDMF6705 Datasheet(PDF) 4 Page - ON Semiconductor

Part No. FDMF6705
Description  Extra-Small, High-Performance, High-Frequency DrMOS Module
Download  21 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  ONSEMI [ON Semiconductor]
Homepage  http://www.onsemi.com
Logo 

FDMF6705 Datasheet(HTML) 4 Page - ON Semiconductor

 
Zoom Inzoom in Zoom Outzoom out
 4 / 21 page
background image
© 2011 Fairchild Semiconductor Corporation
www.fairchildsemi.com
FDMF6705 • Rev. 1.0.4
3
Pin Configuration
Figure 3.
Bottom View
Figure 4.
Top View
Pin Definitions
Pin #
Name
Description
1
SMOD#
When SMOD#=HIGH, the low-side driver is the inverse of PWM input. When SMOD#=LOW,
the low-side driver is disabled. This pin has a 10 µA internal pull-up current source. Do not add
a noise filter capacitor.
2
VCIN
IC bias supply. Minimum 1 µF ceramic capacitor is recommended from this pin to CGND.
3
VDRV
Power for gate driver. Minimum 1 µF ceramic capacitor is recommended to be connected as
close as possible from this pin to CGND.
4
BOOT
Bootstrap supply input. Provides voltage supply to high-side MOSFET driver. Connect
bootstrap capacitor from this pin to PHASE.
5, 37, 41
CGND IC ground. Ground return for driver IC.
6
GH
For manufacturing test only. This pin must float. Must not be connected to any pin.
7
PHASE Switch node pin for bootstrap capacitor routing. Electrically shorted to VSWH pin.
8
NC
No connect. The pin is not electrically connected internally, but can be connected to VIN for
convenience.
9 - 14, 42
VIN
Power input. Output stage supply voltage.
15, 29 -
35, 43
VSWH
Switch node input. Provides return for high-side bootstrapped driver and acts as a sense point
for the adaptive shoot-through protection.
16 – 28
PGND Power ground. Output stage ground. Source pin of low-side MOSFET.
36
GL
For manufacturing test only. This pin must float. Must not be connected to any pin.
38
THWN#
Thermal warning flag, open collector output. When temperature exceeds the trip limit, the
output is pulled LOW. THWN# does not disable the module.
39
DISB#
Output disable. When LOW, this pin disables Power MOSFET switching (GH and GL are held
LOW). This pin has a 10 µA internal pull-down current source. Do not add a noise filter
capacitor.
40
PWM
PWM signal input. This pin accepts a 3-state logic-level PWM signal from the controller.


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn