Electronic Components Datasheet Search |
|
IDT72V36104 Datasheet(PDF) 1 Page - Integrated Device Technology |
|
IDT72V36104 Datasheet(HTML) 1 Page - Integrated Device Technology |
1 / 36 page IDT72V3684 IDT72V3694 IDT72V36104 3.3 VOLT CMOS SyncBiFIFOTM WITH BUS-MATCHING 16,384 x 36 x 2 32,768 x 36 x 2 65,536 x 36 x 2 1 2003 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. DSC-4677/5 NOVEMBER 2003 COMMERCIAL TEMPERATURE RANGE IDT and the IDT logo are registered trademarks of Integrated Device Technology, Inc. The SyncBiFIFO is a trademark of Integrated Device Technology, Inc. FUNCTIONAL BLOCK DIAGRAM FEATURES ••••• Memory storage capacity: IDT72V3684 – 16,384 x 36 x 2 IDT72V3694 – 32,768 x 36 x 2 IDT72V36104 – 65,536 x 36 x 2 ••••• Clock frequencies up to 100 MHz (6.5ns access time) ••••• Two independent clocked FIFOs buffering data in opposite directions ••••• Select IDT Standard timing (using EFA, EFB, FFA, and FFB flags functions) or First Word Fall Through Timing (using ORA, ORB, IRA, and IRB flag functions) ••••• Programmable Almost-Empty and Almost-Full flags; each has five default offsets (8, 16, 64, 256 and 1,024 ) ••••• Serial or parallel programming of partial flags ••••• Retransmit Capability ••••• Port B bus sizing of 36 bits (long word), 18 bits (word) and 9 bits (byte) ••••• Big- or Little-Endian format for word and byte bus sizes ••••• Master Reset clears data and configures FIFO, Partial Reset clears data but retains configuration settings ••••• Mailbox bypass registers for each FIFO ••••• Free-running CLKA and CLKB may be asynchronous or coincident (simultaneous reading and writing of data on a single clock edge is permitted) ••••• Auto power down minimizes power dissipation ••••• Available in space saving 128-pin Thin Quad Flatpack (TQFP) ••••• Pin compatible to the lower density parts, IDT72V3624/72V3634/ 72V3644/72V3654/72V3664/72V3674 ••••• Industrial temperature range (–40 °°°°°C to +85°°°°°C) is available Mail 1 Register Programmable Flag Offset Registers RAM ARRAY 16,384 x 36 32,768 x 36 65,536 x 36 Write Pointer Read Pointer Status Flag Logic RAM ARRAY 16,384 x 36 32,768 x 36 65,536 x 36 Write Pointer Read Pointer Status Flag Logic CLKA CSA W/ RA ENA MBA Port-A Control Logic FIFO1, Mail1 Reset Logic MRS1 Mail 2 Register MBF2 CLKB CSB W/RB ENB MBB BE BM SIZE Port-B Control Logic FIFO2, Mail2 Reset Logic MRS2 MBF1 FIFO1 FIFO2 16 EFB/ORB AEB 36 36 FFB/IRB AFB B0-B35 FFA/IRA AFA FS2 FS0/SD FS1/ SEN A0-A35 EFA/ORA AEA 4677 drw01 36 36 PRS2 PRS1 Timing Mode FWFT 36 36 36 36 FIFO1 and FIFO2 Retransmit Logic RT1 RT2 RTM |
Similar Part No. - IDT72V36104 |
|
Similar Description - IDT72V36104 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |