Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

SLG46824 Datasheet(PDF) 31 Page - Dialog Semiconductor

Part No. SLG46824
Description  GreenPAK Programmable Mixed Signal Matrix with In System
Download  152 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  DIALOG [Dialog Semiconductor]
Homepage  http://www.dialog-semiconductor.com/
Logo 

SLG46824 Datasheet(HTML) 31 Page - Dialog Semiconductor

Zoom Inzoom in Zoom Outzoom out
 31 / 152 page
background image
Datasheet
31-Jan-2018
CFR0011-120-01
Revision 2.3
31 of 152
© 2018 Dialog Semiconductor
SLG46824
GreenPAK Programmable Mixed Signal Matrix with In System
Programmability
PRELIMINARY
6.2 MATRIX OUTPUT TABLE
38
MULTFUNC_8BIT_7: DLY_CNT_OUT
1
0
0
1
1
0
39
MULTFUNC_16BIT_0: LUT_DFF_OUT
1
0
0
1
1
1
40
MULTFUNC_8BIT_1: LUT_DFF_OUT
1
0
1
0
0
0
41
MULTFUNC_8BIT_2: LUT_DFF_OUT
1
0
1
0
0
1
42
MULTFUNC_8BIT_3: LUT_DFF_OUT
1
0
1
0
1
0
43
MULTFUNC_8BIT_4: LUT_DFF_OUT
1
0
1
0
1
1
44
MULTFUNC_8BIT_5: LUT_DFF_OUT
1
0
1
1
0
0
45
MULTFUNC_8BIT_6: LUT_DFF_OUT
1
0
1
1
0
1
46
MULTFUNC_8BIT_7: LUT_DFF_OUT
1
0
1
1
1
0
47
MULTFUNC_16BIT_0: DLY_CNT_OUT
1
0
1
1
1
1
48
Virtual Input <7>: reg<976>
1
1
0
0
0
0
49
Virtual Input <6>: reg<977>
1
1
0
0
0
1
50
Virtual Input <5>: reg<978>
1
1
0
0
1
0
51
Virtual Input <4>: reg<979>
1
1
0
0
1
1
52
Virtual Input <3>: reg<980>
1
1
0
1
0
0
53
Virtual Input <2>: reg<981>
1
1
0
1
0
1
54
Virtual Input <1>: reg<982>
1
1
0
1
1
0
55
Virtual Input <0>: reg<983>
1
1
0
1
1
1
56
Reserved
1
1
1
0
0
0
57
Reserved
1
1
1
0
0
1
58
ACMP0L_OUT
1
1
1
0
1
0
59
ACMP1L_OUT
1
1
1
0
1
1
60
2nd CKRCOSC_MATRIX
1
1
1
1
0
0
61
2nd CKLFOSC_MATRIX
1
1
1
1
0
1
62
POR OUT
111
11
0
63
VDD
111
11
1
Table 20: Matrix Output Table
Register Bit
Address
Matrix Output Signal Function
Matrix Output
Number
reg <5:0>
IN0 of LUT2_0 or Clock Input of DFF0
0
reg <11:6>
IN1 of LUT2_0 or Data Input of DFF0
1
reg <17:12>
IN0 of LUT2_3 or Clock Input of PGEN
2
reg <23:18>
IN1 of LUT2_3 or nRST of PGEN
3
reg <29:24>
IN0 of LUT2_1 or Clock Input of DFF1
4
reg <35:30>
IN1 of LUT2_1 or Data Input of DFF1
5
reg <41:36>
IN0 of LUT2_2 or Clock Input of DFF2
6
reg <47:42>
IN1 of LUT2_2 or Data Input of DFF2
7
reg <53:48>
IN0 of LUT3_0 or Clock Input of DFF3
8
Table 19: Matrix Input Table
Matrix Input
Number
Matrix Input Signal Function
Matrix Decode
5
4
3
2
1
0


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn