Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

SLG46824 Datasheet(PDF) 87 Page - Dialog Semiconductor

Part No. SLG46824
Description  GreenPAK Programmable Mixed Signal Matrix with In System
Download  152 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  DIALOG [Dialog Semiconductor]
Homepage  http://www.dialog-semiconductor.com/
Logo 

SLG46824 Datasheet(HTML) 87 Page - Dialog Semiconductor

Zoom Inzoom in Zoom Outzoom out
 87 / 152 page
background image
Datasheet
31-Jan-2018
CFR0011-120-01
Revision 2.3
87 of 152
© 2018 Dialog Semiconductor
SLG46824
GreenPAK Programmable Mixed Signal Matrix with In System
Programmability
PRELIMINARY
Next, only LUTs are configured. Next, all other macrocells are initialized. After macrocells are initialized, internal POR matrix signal
switches from LOW to HIGH. The last are output pins that become active and determined by the input signals.
14.3.1 Initialization
All internal macrocells by default have initial low level. Starting from indicated power-up time of 1.62 V to 1.98 V, macrocells in
SLG46824 are powered on while forced to the reset state, All outputs are in Hi-Z and chip starts loading data from NVM. Then
the reset signal is released for internal macrocells and they start to initialize according to the following sequence:
1. Input pins, ACMP, pull up/down;
2. LUTs;
3. DFFs, Delays/Counters, Pipe Delay;
4. POR output to matrix;
5. Output pin corresponds to the internal logic
The VREF output pin driving signal can precede POR output signal going high by 3
s to 5 s. The POR signal going high indicates
the mentioned power-up sequence is complete.
Note 10: The maximum voltage applied to any pin should not be higher than the VDD level. There are ESD Diodes between pin –> VDD and pin –> GND on each
Figure 58: Internal Macrocell States during POR Sequence
VDD
Input PIN _out
to matrix
LUT_out
to matrix
Programmable Delay_out
to matrix
Prog. Edge_Detector_out
to matrix
DFF/Latch_out
to matrix
Delay_out
to matrix
POR_out
to matrix
Ext. GPO
VDD_out
to matrix
Determined by Input signals
Determined by Input signals
Starts to detect input edges
Determined by Input signals
Determined by Input signals
Determined by Input signals
Starts to detect input edges
Determined by input signals
Determined by External Signal
Guaranteed HIGH before POR_GPI
Determined by input signals
OUT = IN without Delay
Determined by initial state
Determined by input signals
OUT = IN without Delay
Tri-state
t
t
t
t
t
t
t
t
t
t
Output State Unpredictable


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn