Electronic Components Datasheet Search
  English  ▼

Delete All


Preview PDF Download HTML

DSP56166 Datasheet(PDF) 1 Page - Motorola, Inc

Part No. DSP56166
Description  16-bit General Purpose Digital Signal Processor
Download  63 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  MOTOROLA [Motorola, Inc]
Homepage  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

DSP56166 Datasheet(HTML) 1 Page - Motorola, Inc

  DSP56166 Datasheet HTML 1Page - Motorola, Inc DSP56166 Datasheet HTML 2Page - Motorola, Inc DSP56166 Datasheet HTML 3Page - Motorola, Inc DSP56166 Datasheet HTML 4Page - Motorola, Inc DSP56166 Datasheet HTML 5Page - Motorola, Inc DSP56166 Datasheet HTML 6Page - Motorola, Inc DSP56166 Datasheet HTML 7Page - Motorola, Inc DSP56166 Datasheet HTML 8Page - Motorola, Inc DSP56166 Datasheet HTML 9Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 63 page
background image
• XROM can only be accessed during a single read or the
first read of a dual parallel read instruction (see note on
page 2)
• Reset mode 1 vectors to P:$0100
• PROM area P:$2080 — P:$20FF is reserved and
should not be programmed or accessed by the user
This document contains information on a new product. Specifications and information herein are subject to change without notice.
The DSP56166 is the second member of Motorola’s DSP56100 family of HCMOS, low power, 16-bit general purpose Digital Signal
Processors (DSP). Designed primarily for speech coding and digital communications, the DSP56166 has a built-in
Σ∆ codec and
phase locked loop (PLL). This MPU-style DSP also contains, memories, digital peripherals, and provides a cost effective, high per-
formance solution to many DSP applications. On-Chip Emulation (OnCE
™) circuitry provides convenient and inexpensive debug fa-
cilities normally available only through expensive external hardware. Development costs are reduced and in-field testing is greatly
simplified by using the OnCE. The DSP56166 RAM based is an off the shelf part since there are no user programmable ROM’s on-
chip. The DSP56166 ROM based contains a 12K ROM (8Kx 16 program ROM and 4Kx16 data ROM).
The Central Processing Unit (CPU) consists of three execution units operating in parallel allowing up to six operations to occur in an
instruction cycle. This parallelism greatly increases the effective processing speed of the DSP56166. The MPU-style programming
model and instruction set allow straightforward generation of efficient, compact code. The basic architectures and development tools
of the DSP56100 family, DSP56000 family, and DSP96002 are so similar that learning to design and program one greatly reduces
the time needed to learn the others.
Advance Information
16-bit General Purpose
Digital Signal Processor
Ceramic Quad Flat Pack (CQFP)
Available in a 112 pin, small footprint,
surface mount package.
Order this document
by DSP56166/D
• Up to 30 Million Instructions per Second (MIPS) at 60
MHz.– 33.3 ns Instruction cycle
• Single-cycle 16 x 16-bit parallel Multiply-Accumulate
• 2 x 40-bit accumulators with extension byte
• Fractional and integer arithmetic with support for
multiprecision arithmetic
• Highly parallel instruction set with unique DSP
addressing modes
• Nested hardware DO loops including infinite loops and
DO zero loop
• Two instruction LMS adaptive filter loop
• Fast auto-return interrupts
• Three external interrupt request pins
• Three 16-bit internal data and three 16-bit internal
address buses
• Individual programmable wait states on the external bus
for program, data, and peripheral memory spaces
• Off-chip memory-mapped peripheral space with
programmable access time and separate peripheral
enable pin
• On-chip memory-mapped peripheral registers
• Low Power Wait and Stop modes
• On-Chip Emulation (OnCE
) for unobtrusive, processor
speed independent debugging
• Operating frequency down to DC
• 5V single power supply
• Low power (HCMOS)
• 4K x 16 on-chip data RAM
• 4K x 16 on-chip data ROM
• 256 x 16 on-chip program RAM
• 8K x 16 on-chip program ROM
• One external 16-bit address bus
• One external 16-bit data bus
• On-chip
Σ∆ voice band codec (A/D-D/A)
– Internal voltage reference (2/5 of positive power
– No off-chip components required
• 25 general purpose I/O pins
• On-chip, programmable PLL
• Byte-wide Host Interface with DMA support
• Two independent reduced synchronous serial
• One 16-bit timer
• 112 pin quad flat pack packaging
DSP56166ROM Feature List
DSP56166ROM On-chip Resources
Operational Differences Of The ROM Based Part From The RAM Based Part
DSP56100 Family Features

Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63 

Datasheet Download

Go To PDF Page

Link URL

Privacy Policy
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com

Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn