DAC2932

SBAS279C − AUGUST 2003 − REVISED OCTOBER 2004

www.ti.com

4

ELECTRICAL CHARACTERISTICS: I-DAC (continued)

At TA = TMIN to TMAX (typical values are at TA = 25°C), +VA = +3V, +VD = +3V, Update Rate = 40MSPS, IOUTFS = 2mA, RL = 250Ω, CL ≤ 10pF,

GSET = H, and internal reference, unless otherwise noted.

DAC2932

PARAMETER

UNITS

MAX

TYP

MIN

TEST CONDITIONS

Reference

Voltage, VREF

+1.14

+1.22

+1.26

V

Tolerance

±30

mV

Voltage drift

−40

ppm/

°C

Output current

10

µA

Input resistance

1

M

Ω

Input compliance range

External VREF

+1.22

V

Small-signal bandwidth

0.1

MHz

Digital Inputs(6)

Logic coding

Straight binary

Logic high voltage, VIH

+2

+3

V

Logic low voltage, VIL

0

+0.8

V

Logic high current

±1

µA

Logic low current

±1

µA

Input capacitance

5

pF

Power Supply

Analog supply voltage, +VA, +VAV

2.7

3

3.3

V

Digital supply voltage, +VD, +VDV

2.7

3

3.3

V

Analog supply current, IVA

fCLOCK = 25MSPS, digital inputs at 0

4.7

mA

IVA

fCLOCK = 40MSPS, fOUT = 2.2MHz

5.4

mA

IVA

Standby mode

0.4

mA

Digital supply current, IVD

fCLOCK = 25MSPS, digital inputs at 0

2

mA

lVD

fCLOCK = 40MSPS, fOUT = 2.2MHz

4.3

mA

IVD

Standby mode, clock off

0.02

mA

IVD

Standby mode, CS = 0, fCLOCK = 25MSPS

1.3

mA

Power dissipation, PD(8)

fCLOCK = 25MSPS, digital inputs at 0

20

25

mW

PD

fCLOCK = 40MSPS, fOUT = 2.2MHz

29

mW

PD

Standby mode, fCLOCK = 25MSPS

5.5

7

mW

PD

Power-down mode, clock off, digital inputs at 0

25

µW

Thermal resistance

TQFP-48

θJA

97.5

°C/W

TQFP-48

θJC

20

°C/W

(1) At output IOUT1, IOUT2, while driving a 250Ω load, transition from 000h to FFFh.

(2) Measured at fCLOCK = 25MSPS and fOUT = 1.0MHz.

(3) Differential, transformer (n = 4:1) coupled output, RL = 400Ω.

(4) Differential outputs with a 250Ω load.

(5) Nominal full−scale output current is I

I

V

REF

R

SET

; with V

(6) Ensured by design and characterization; not production tested.

(7) Gain error to remain ≤10% FSR over the full compliance range.

(8) Combined power dissipation of I-DAC and V-DAC.