Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

ADC12DJ2700 Datasheet(PDF) 18 Page - Texas Instruments

Click here to check the latest version.
Part No. ADC12DJ2700
Description  5.4-GSPS Single-Channel or 2.7-GSPS Dual-Channel, 12-Bit, RF-Sampling Analog-to-Digital Converter (ADC)
Download  146 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

ADC12DJ2700 Datasheet(HTML) 18 Page - Texas Instruments

Back Button ADC12DJ2700 Datasheet HTML 14Page - Texas Instruments ADC12DJ2700 Datasheet HTML 15Page - Texas Instruments ADC12DJ2700 Datasheet HTML 16Page - Texas Instruments ADC12DJ2700 Datasheet HTML 17Page - Texas Instruments ADC12DJ2700 Datasheet HTML 18Page - Texas Instruments ADC12DJ2700 Datasheet HTML 19Page - Texas Instruments ADC12DJ2700 Datasheet HTML 20Page - Texas Instruments ADC12DJ2700 Datasheet HTML 21Page - Texas Instruments ADC12DJ2700 Datasheet HTML 22Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 146 page
background image
18
ADC12DJ2700
SLVSEH9 – JANUARY 2018
www.ti.com
Product Folder Links: ADC12DJ2700
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
(1)
Full-power input bandwidth (FPBW) is defined as the input frequency where the reconstructed output of the ADC has dropped 3 dB
below the power of a full-scale input signal at a low input frequency. Useable bandwidth may exceed the –3-dB, full-power input
bandwidth.
6.8 Electrical Characteristics: AC Specifications (Single-Channel Mode)
typical values at TA = 25°C, VA19 = 1.9 V, VA11 = 1.1 V, VD11 = 1.1 V, default full-scale voltage (FS_RANGE_A = 0xA000),
input signal applied to INA±, fIN = 248 MHz, AIN = –1 dBFS, fCLK = maximum rated clock frequency, filtered 1-VPP sine-wave
clock, JMODE = 1, and background calibration (unless otherwise noted); minimum and maximum values are at nominal
supply voltages and over the operating free-air temperature range provided in the Recommended Operating Conditions table
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
FPBW
Full-power input bandwidth(1)
(–3 dB)
Foreground calibration
7.9
GHz
Background calibration
7.9
CER
Code error rate
10–18
Errors/
sample
NOISEDC
DC input noise standard deviation
No input, foreground calibration,
excludes DC offset, includes fixed
interleaving spurs (fS / 2 and fS / 4
spurs), OS_CAL enabled
1.95
LSB
NSD
Noise spectral density, no input
signal, excludes fixed interleaving
spurs (fS / 2 and fS / 4 spur)
Maximum full-scale voltage
(FS_RANGE_A = 0xFFFF) setting,
foreground calibration
–153.8
dBFS/Hz
Default full-scale voltage
(FS_RANGE_A = 0xA000) setting,
foreground calibration
–152.7
NF
Noise figure, no input, ZS = 100 Ω
Maximum full-scale voltage
(FS_RANGE_A = 0xFFFF) setting,
foreground calibration
21.5
dB
Default full-scale voltage
(FS_RANGE_A = 0xA000) setting,
foreground calibration
20.3
SNR
Signal-to-noise ratio, large signal,
excluding DC, HD2 to HD9 and
interleaving spurs
fIN = 347 MHz, AIN = –1 dBFS
56.8
dBFS
fIN = 347 MHz, AIN = –1 dBFS,
maximum FS_RANGE_A setting,
foreground calibration
57.6
fIN = 997 MHz, AIN = –1 dBFS
56.6
fIN = 2482 MHz, AIN = –1 dBFS
52
55.8
fIN = 2482 MHz, AIN = –1 dBFS,
maximum FS_RANGE_A setting,
foreground calibration
56.6
fIN = 4997 MHz, AIN = –1 dBFS
53.6
fIN = 6397 MHz, AIN = –1 dBFS
52.4
fIN = 8197 MHz, AIN = –1 dBFS
50.9
SNR
Signal-to-noise ratio, small signal,
excluding DC, HD2 to HD9 and
interleaving spurs
fIN = 347 MHz, AIN = –16 dBFS
57.6
dBFS
fIN = 997 MHz, AIN = –16 dBFS
57.4
fIN = 2482 MHz, AIN = –16 dBFS
57.4
fIN = 4997 MHz, AIN = –16 dBFS
57.4
fIN = 6397 MHz, AIN = –16 dBFS
57.4
fIN = 8197 MHz, AIN = –16 dBFS
57.2
SINAD
Signal-to-noise and distortion ratio,
large signal, excluding DC and fS / 2
fixed spurs
fIN = 347 MHz, AIN = –1 dBFS
55.2
dBFS
fIN = 997 MHz, AIN = –1 dBFS
54.3
fIN = 2482 MHz, AIN = –1 dBFS
48
53.6
fIN = 4997 MHz, AIN = –1 dBFS
50.4
fIN = 6397 MHz, AIN = –1 dBFS
48.2
fIN = 8197 MHz, AIN = –1 dBFS
45.7


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53  54  55  56  57  58  59  60  61  62  63  64  65  66  67  68  69  70  71  72  73  74  75  76  77  78  79  80  81  82  83  84  85  86  87  88  89  90  91  92  93  94  95  96  97  98  99  100   ...More


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn