Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

AD7715 Datasheet(PDF) 21 Page - Analog Devices

Part No. AD7715
Description  16-Bit, Sigma-Delta ADC
Download  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7715 Datasheet(HTML) 21 Page - Analog Devices

Back Button AD7715_17 Datasheet HTML 17Page - Analog Devices AD7715_17 Datasheet HTML 18Page - Analog Devices AD7715_17 Datasheet HTML 19Page - Analog Devices AD7715_17 Datasheet HTML 20Page - Analog Devices AD7715_17 Datasheet HTML 21Page - Analog Devices AD7715_17 Datasheet HTML 22Page - Analog Devices AD7715_17 Datasheet HTML 23Page - Analog Devices AD7715_17 Datasheet HTML 24Page - Analog Devices AD7715_17 Datasheet HTML 25Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 41 page
background image
AD7715
Data Sheet
Rev. E | Page 20 of 40
In unbuffered mode, the analog inputs look directly into the
input sampling capacitor, CSAMP. The dc input leakage current in
this unbuffered mode is 1 nA maximum. As a result, the analog
inputs see a dynamic load that is switched at the input sample
rate (see Figure 5). This sample rate depends on master clock
frequency and selected gain. CSAMP is charged to AIN(+) and
discharged to AIN(−) every input sample cycle. The effective
on-resistance of the switch, RSW, is typically 7 kΩ.
HIGH
IMPEDANCE
>1GΩ
RSW (7kΩ TYP)
CSAMP
(10pF)
VBIAS
SWITCHING FREQUENCY
DEPENDS ON
fCLKIN AND
SELECTED GAIN
AIN(+)
AIN(–)
Figure 5. Unbuffered Analog Input Structure
CSAMP must be charged through RSW and through any external
source impedances every input sample cycle. Therefore, in
unbuffered mode, source impedances mean a longer charge
time for CSAMP, and this may result in gain errors on the part.
Table 24 shows the allowable external resistance/capacitance
values, for unbuffered mode, such that no gain error to the
16-bit level is introduced on the part. Note that these capacitances
are total capacitances on the analog input, external capacitance
plus 10 pF capacitance from the pins and lead frame of the device.
Table 24. External R, C Combination for No 16-Bit Gain
Error (Unbuffered Mode Only)
Gain
External Capacitance (pF)
10
50
100
500
1000
5000
1
152 kΩ
53.9 kΩ
31.4 kΩ
8.4 kΩ
4.76 kΩ
1.36 kΩ
2
75.1 kΩ
26.6 kΩ
15.4 kΩ
4.14 kΩ
2.36 kΩ
670 Ω
32
16.7 kΩ
5.95 kΩ
3.46 kΩ
924 Ω
526 Ω
150 Ω
128
16.7 kΩ
5.95 kΩ
3.46 kΩ
924 Ω
526 Ω
150 Ω
In buffered mode, the analog inputs look into the high impedance
inputs stage of the on-chip buffer amplifier. CSAMP is charged via
this buffer amplifier such that source impedances do not affect
the charging of CSAMP. This buffer amplifier has an offset leakage
current of 1 nA. In this buffered mode, large source impedances
result in a small dc offset voltage developed across the source
impedance but not in a gain error.
Input Sample Rate
The modulator sample frequency for the AD7715 remains at
fCLKIN/128 (19.2 kHz @ fCLKIN = 2.4576 MHz) regardless of the
selected gain. However, gains greater than 1 are achieved by a
combination of multiple input samples per modulator cycle and
a scaling of the ratio of reference capacitor to input capacitor. As
a result of the multiple sampling, the input sample rate of the device
varies with the selected gain (see Table 25). In buffered mode, the
input is buffered before the input sampling capacitor. In unbuffered
mode, where the analog input looks directly into the sampling
capacitor, the effective input impedance is 1/CSAMP × fS where
CSAMP is the input sampling capacitance and fS is the input
sample rate.
Table 25. Input Sampling Frequency vs. Gain
Gain
Input Sampling Frequency (fS)
1
fCLK IN/64 (38.4 kHz @ fCLK IN = 2.4576 MHz)
2
2 × fCLK IN/64 (76.8 kHz @ fCLK IN = 2.4576 MHz)
32
8 × fCLK IN/64 (307.2 kHz @ fCLK IN = 2.4576 MHz)
128
8 × fCLK IN/64 (307.2 kHz @ fCLK IN = 2.4576 MHz)
Bipolar/Unipolar Inputs
The analog input on the AD7715 can accept either unipolar or
bipolar input voltage ranges. Bipolar input ranges do not imply
that the part can handle negative voltages on its analog input
since the analog input cannot go more negative than −30 mV to
ensure correct operation of the part. The input channel is fully
differential. As a result, the voltage to which the unipolar and
bipolar signals on the AIN(+) input are referenced is the voltage
on the respective AIN(−) input. For example, if AIN(−) is
2.5 V and the AD7715 is configured for unipolar operation with
a gain of 2 and a VREF of 2.5 V, the input voltage range on the
AIN(+) input is 2.5 V to 3.75 V. If AIN(−) is 2.5 V and the
AD7715 is configured for bipolar mode with a gain of 2 and a
VREF of 2.5 V, the analog input range on the AIN(+) input is
1.25 V to 3.75 V (that is, 2.5 V ± 1.25 V). If AIN(−) is at AGND,
the part cannot be configured for bipolar ranges in excess of
±30 mV.
Bipolar or unipolar options are chosen by programming the
B/U bit of the setup register. This programs the channel for
either unipolar or bipolar operation. Programming the channel
for either unipolar or bipolar operation does not change any
of the input signal conditioning; it simply changes the data
output coding and the points on the transfer function where
calibrations occur.


Similar Part No. - AD7715_17

ManufacturerPart No.DatasheetDescription
Analog Devices
Analog Devices
AD7715 AD-AD7715_10 Datasheet
495Kb / 40P
   3 V/5 V, 450 關A 16-Bit, Sigma-Delta ADC
REV. D
AD7715 AD-AD7715_15 Datasheet
495Kb / 40P
   16-Bit, Sigma-Delta ADC
REV. D
More results

Similar Description - AD7715_17

ManufacturerPart No.DatasheetDescription
Analog Devices
Analog Devices
AD7715 AD-AD7715_15 Datasheet
495Kb / 40P
   16-Bit, Sigma-Delta ADC
REV. D
ADUM7703 AD-ADUM7703 Datasheet
351Kb / 22P
   16-Bit, Isolated, Sigma-Delta ADC
AD7171 AD-AD7171 Datasheet
284Kb / 16P
   16-Bit Low Power Sigma-Delta ADC
REV. 0
AD7707 AD-AD7707_15 Datasheet
693Kb / 52P
   3-Channel 16-Bit, Sigma-Delta ADC
REV. B
AD7171 AD-AD7171_17 Datasheet
313Kb / 17P
   16-Bit, Low Power, Sigma-Delta ADC
AD7707 AD-AD7707_17 Datasheet
775Kb / 53P
   3-Channel 16-Bit, Sigma-Delta ADC
Core Technology (Shenzhen) Co., Ltd.
Core Technology (Shenzh...
CS1232 CHIPSEA-CS1232 Datasheet
685Kb / 23P
   24-bit Sigma-Delta ADC
CS1237 CHIPSEA-CS1237 Datasheet
604Kb / 19P
   24-bit Sigma-Delta ADC
CS1238 CHIPSEA-CS1238 Datasheet
703Kb / 20P
   24-bit Sigma-Delta ADC
CS1231 CHIPSEA-CS1231 Datasheet
674Kb / 21P
   24-bit Sigma-Delta ADC
More results


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz