Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

AD7715 Datasheet(PDF) 15 Page - Analog Devices

Part No. AD7715
Description  16-Bit, Sigma-Delta ADC
Download  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7715 Datasheet(HTML) 15 Page - Analog Devices

Back Button AD7715_17 Datasheet HTML 11Page - Analog Devices AD7715_17 Datasheet HTML 12Page - Analog Devices AD7715_17 Datasheet HTML 13Page - Analog Devices AD7715_17 Datasheet HTML 14Page - Analog Devices AD7715_17 Datasheet HTML 15Page - Analog Devices AD7715_17 Datasheet HTML 16Page - Analog Devices AD7715_17 Datasheet HTML 17Page - Analog Devices AD7715_17 Datasheet HTML 18Page - Analog Devices AD7715_17 Datasheet HTML 19Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 15 / 41 page
background image
AD7715
Data Sheet
Rev. E | Page 14 of 40
SETUP REGISTER (RS1, RS0 = 0, 1); POWER ON/RESET STATUS: 28 HEX
The setup register is an eight-bit register from which data can either be read or to which data can be written. This register controls the
setup that the device is to operate in such as the calibration mode, and output rate, unipolar/bipolar operation etc. Table 11 outlines the
bit designations for the setup register.
Table 11. Setup Register
MD1
MD0
CLK
FS1
FS0
B/U
BUF
FSYNC
Table 12.
Bit Name
Description
MD1, MD0
Mode select bits. These bits select the operating mode of the AD7715 (see Table 13).
CLK
The clock bit (CLK) should be set in accordance with the operating frequency of the AD7715. If the device has a master clock
frequency of 2.4576 MHz, then this bit should be set to a 1. If the device has a master clock frequency of 1 MHz, then this bit
should be set to a 0. This bit sets up the correct scaling currents for a given master clock and also chooses (along with FS1 and
FS0) the output update rate for the device. If this bit is not set correctly for the master clock frequency of the device, then the
device may not operate to specification. The default value for this bit after power-on or reset is 1.
FS1, FS0
Along with the CLK bit, FS1 and FS0 determine the output update rate, filter first notch and −3 dB frequency as outlined in
Table 14. The on-chip digital filter provides a sinc3 (or (Sinx/x)3) filter response. In association with the gain selection, it also
determines the output noise (and therefore, the resolution) of the device. Changing the filter notch frequency, as well as the
selected gain, impacts resolution. Table 15 through Table 22 show the effect of the filter notch frequency and gain on the
output noise and effective resolution of the part. The output data rate (or effective conversion time) for the device is equal
to the frequency selected for the first notch of the filter. For example, if the first notch of the filter is selected at 50 Hz then a
new word is available at a 50 Hz rate or every 20 ms. If the first notch is at 500 Hz, a new word is available every 2 ms. The
default value for these bits is 1, 0.
The settling-time of the filter to a full-scale step input change is worst case 4 × 1/(output data rate). For example, with the first
filter notch at 50 Hz, the settling time of the filter to a full-scale step input change is 80 ms maximum. If the first notch is at
500 Hz, the settling time of the filter to a full-scale input step is 8 ms max. This settling-time can be reduced to 3 × 1/(output
data rate) by synchronizing the step input change to a reset of the digital filter. In other words, if the step input takes place
with the FSYNC bit high, the settling-time time is 3 × 1/(output data rate) from when FSYNC returns low.
The −3 dB frequency is determined by the programmed first notch frequency according to the relationship:
filter −3 dB frequency = 0.262 × filter first notch frequency
B/U
A 0 in this bipolar/unipolar operation bit selects bipolar operation. This is the default (power-on or reset) status of this bit. A 1
in this bit selects unipolar operation.
BUF
With this buffer control bit low, the on-chip buffer on the analog input is shorted out. With the buffer shorted out, the current
flowing in the AVDD line is reduced to 250 µA (all gains at fCLK IN = 1 MHz and gain of 1 or 2 at fCLK IN = 2.4576 MHz) or 500 µA
(gains of 32 and 128 @ fCLK IN = 2.4576 MHz) and the output noise from the part is at its lowest. When this bit is high, the on-
chip buffer is in series with the analog input allowing the input to handle higher source impedances.
FSYNC
When this filter synchronization bit is high, the nodes of the digital filter, the filter control logic and the this bit goes low, the
modulator and filter start to process data and a valid word is available in 3 × 1/(output update rate), that is, the settling-time of
the filter. This FSYNC bit does not affect the digital interface and does not reset the DRDY output if it is low.


Similar Part No. - AD7715_17

ManufacturerPart No.DatasheetDescription
Analog Devices
Analog Devices
AD7715 AD-AD7715_10 Datasheet
495Kb / 40P
   3 V/5 V, 450 關A 16-Bit, Sigma-Delta ADC
REV. D
AD7715 AD-AD7715_15 Datasheet
495Kb / 40P
   16-Bit, Sigma-Delta ADC
REV. D
More results

Similar Description - AD7715_17

ManufacturerPart No.DatasheetDescription
Analog Devices
Analog Devices
AD7715 AD-AD7715_15 Datasheet
495Kb / 40P
   16-Bit, Sigma-Delta ADC
REV. D
ADUM7703 AD-ADUM7703 Datasheet
351Kb / 22P
   16-Bit, Isolated, Sigma-Delta ADC
AD7171 AD-AD7171 Datasheet
284Kb / 16P
   16-Bit Low Power Sigma-Delta ADC
REV. 0
AD7707 AD-AD7707_15 Datasheet
693Kb / 52P
   3-Channel 16-Bit, Sigma-Delta ADC
REV. B
AD7171 AD-AD7171_17 Datasheet
313Kb / 17P
   16-Bit, Low Power, Sigma-Delta ADC
AD7707 AD-AD7707_17 Datasheet
775Kb / 53P
   3-Channel 16-Bit, Sigma-Delta ADC
Core Technology (Shenzhen) Co., Ltd.
Core Technology (Shenzh...
CS1232 CHIPSEA-CS1232 Datasheet
685Kb / 23P
   24-bit Sigma-Delta ADC
CS1237 CHIPSEA-CS1237 Datasheet
604Kb / 19P
   24-bit Sigma-Delta ADC
CS1238 CHIPSEA-CS1238 Datasheet
703Kb / 20P
   24-bit Sigma-Delta ADC
CS1231 CHIPSEA-CS1231 Datasheet
674Kb / 21P
   24-bit Sigma-Delta ADC
More results


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz