Electronic Components Datasheet Search
  English  ▼

Delete All
ON OFF
ALLDATASHEET.COM

X  

Preview PDF Download HTML

AD7707 Datasheet(PDF) 22 Page - Analog Devices

Part No. AD7707
Description  3-Channel 16-Bit, Sigma-Delta ADC
Download  53 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo 

AD7707 Datasheet(HTML) 22 Page - Analog Devices

Zoom Inzoom in Zoom Outzoom out
 22 / 53 page
background image
AD7707
Rev. B | Page 21 of 52
Clock Register (RS2, RS1, RS0 = 0, 1, 0); Power-On/Reset Status: 0x05
The clock register is an 8-bit register from which data can either be read or to which data can be written. Table 22 outlines the bit
designations for the clock register.
Table 22. Clock Register
Zero (0)
Zero (0)
CLKDIS (0)
CLKDIV (0)
CLK (1)
FS2 (0)
FS1 (0)
FS0 (1)
Table 23. Clock Register Bit Descriptions
Bit
Description
Zero
Zero. A zero must be written to these bits to ensure correct operation of the AD7707. Failure to do so may result in unspecified
operation of the device.
CLKDIS
Master clock disable bit. A Logic 1 in this bit disables the master clock from appearing at the MCLK OUT pin. When disabled, the
MCLK OUT pin is forced low. This feature allows the user the flexibility of using the MCLK OUT as a clock source for other devices
in the system or of turning off the MCLK OUT as a power saving feature. When using an external master clock on the MCLK IN
pin, the AD7707 continues to have internal clocks and converts normally with the CLKDIS bit active. When using a crystal
oscillator or ceramic resonator across the MCLK IN and MCLK OUT pins, the AD7707 clock is stopped and no conversions take
place when the CLKDIS bit is active.
CLKDIV
Clock divider bit. With this bit at a Logic 1, the clock frequency appearing at the MCLK IN pin is divided by two before being used
internally by the AD7707. For example, when this bit is set to 1, the user can operate with a 4.9152 MHz crystal between MCLK
IN and MCLK OUT, and internally the part operates with the specified 2.4576 MHz. With this bit at a Logic 0, the clock frequency
appearing at the MCLK IN pin is the frequency used internally by the part.
CLK
Clock bit. This bit should be set in accordance with the operating frequency of the AD7707. If the device has a master clock
frequency of 2.4576 MHz (CLKDIV = 0) or 4.9152 MHz (CLKDIV = 1), then this bit should be set to a 1. If the device has a master
clock frequency of 1 MHz (CLKDIV = 0) or 2 MHz (CLKDIV = 1), this bit should be set to a 0. This bit sets up the appropriate scaling
currents for a given operating frequency and also chooses (along with FS2, FS1 and FS0) the output update rate for the device. If
this bit is not set correctly for the master clock frequency of the device, then the AD7707 may not operate to specification.
FS2, FS1,
FS0
Filter selection bits. Along with the CLK bit, FS2, FS1, and FS0 determine the output update rate, filter first notch, and −3 dB
frequency as outlined in Table 24. The on-chip digital filter provides a sinc3 (or Sinx/x3) filter response. Placing the first notch at
10 Hz places notches at both 50 Hz and 60 Hz, giving better than 150 dB rejection at these frequencies. In association with the
gain selection, the filter cutoff also determines the output noise of the device. Changing the filter notch frequency, as well as the
selected gain, impacts resolution. Table 7 to Table 13 show the effect of filter notch frequency and gain on the output noise and
effective resolution of the part. The output data rate (or effective conversion time) for the device is equal to the frequency
selected for the first notch of the filter. For example, if the first notch of the filter is selected at 50 Hz, a new word is available at a
50 Hz output rate, or every 20 ms. If the first notch is at 500 Hz, a new word is available every 2 ms. A calibration should be
initiated when any of these bits are changed.
The settling time of the filter to a full-scale step input is worst-case 4 × 1/(output data rate). For example, with the filter first
notch at 50 Hz, the settling time of the filter to a full-scale step input is 80 ms maximum. If the first notch is at 500 Hz, the
settling time is 8 ms maximum. This settling time can be reduced to 3 × 1/(output data rate) by synchronizing the step input
change to a reset of the digital filter. In other words, if the step input takes place with the FSYNC bit high, the settling time is 3 ×
1/(output data rate) from when the FSYNC bit returns low.
The −3 dB frequency is determined by the programmed first notch frequency according to the following relationship:
filter − 3 dB frequency = 0.262 × filter first notch frequency


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  53 


Datasheet Download




Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Alldatasheet API   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn