Electronic Components Datasheet Search |
|
ATF1504ASVL Datasheet(PDF) 1 Page - ATMEL Corporation |
|
ATF1504ASVL Datasheet(HTML) 1 Page - ATMEL Corporation |
1 / 29 page 1 Features • High-density, High-performance, Electrically-erasable Complex Programmable Logic Device – 3.0 to 3.6V Operating Range – 64 Macrocells – 5 Product Terms per Macrocell, Expandable up to 40 per Macrocell – 44, 68, 84, 100 Pins – 15 ns Maximum Pin-to-pin Delay – Registered Operation up to 77 MHz – Enhanced Routing Resources • In-System Programmability (ISP) via JTAG • Flexible Logic Macrocell – D/T/Latch Configurable Flip-flops – Global and Individual Register Control Signals – Global and Individual Output Enable – Programmable Output Slew Rate – Programmable Output Open-collector Option – Maximum Logic Utilization by Burying a Register with a COM Output • Advanced Power Management Features – Automatic 5 µA Standby for “L” Version – Pin-controlled 100 µA Standby Mode (Typical) – Programmable Pin-keeper Circuits on Inputs and I/Os – Reduced-power Feature per Macrocell • Available in Commercial and Industrial Temperature Ranges • Available in 44-, 68-, and 84-lead PLCC; 44- and 100-lead TQFP; and 100-lead PQFP • Advanced EE Technology – 100% Tested – Completely Reprogrammable – 10,000 Program/Erase Cycles – 20 Year Data Retention – 2000V ESD Protection – 200 mA Latch-up Immunity • JTAG Boundary-scan Testing to IEEE Std. 1149.1-1990 and 1149.1a-1993 Supported • PCI-compliant • Security Fuse Feature Enhanced Features • Improved Connectivity (Additional Feedback Routing, Alternate Input Routing) • Output Enable Product Terms • Transparent-latch Mode • Combinatorial Output with Registered Feedback within Any Macrocell • Three Global Clock Pins • ITD (Input Transition Detection) Circuits on Global Clocks, Inputs and I/O • Fast Registered Input from Product Term • Programmable “Pin-keeper” Option • V CC Power-up Reset Option • Pull-up Option on JTAG Pins TMS and TDI • Advanced Power Management Features – Edge-controlled Power-down “L” – Individual Macrocell Power Option – Disable ITD on Global Clocks, Inputs and I/O Low-voltage, Complex Programmable Logic Device ATF1504ASV ATF1504ASVL Rev. 1409I–PLD–2/03 |
Similar Part No. - ATF1504ASVL |
|
Similar Description - ATF1504ASVL |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |