Electronic Components Datasheet Search |
|
MT9M034 Datasheet(PDF) 30 Page - ON Semiconductor |
|
MT9M034 Datasheet(HTML) 30 Page - ON Semiconductor |
30 / 39 page MT9M034 www.onsemi.com 30 I/O Timing By default, the MT9M034 launches pixel data, FV, and LV with the falling edge of PIXCLK. The expectation is that the user captures DOUT[11:0], FV, and LV using the rising edge of PIXCLK. This can be changed using register R0x3028. See Figure 27 and Table 13 for I/O timing (AC) characteristics. Figure 27. I/O Timing Diagram Data[11:0] FRAME_VALID/ LINE_VALID FRAME_VALID leads LINE_VALID by 6 PIXCLKs. FRAME_VALID trails LINE_VALID by 6 PIXCLKs. PIXCLK EXTCLK tR tEXTCLK tF tRP tFP t PD tPFH tPLH t PFL t PLL Pxl _ 0 Pxl _ 1 Pxl _ 2 Pxl _ n 90 % 10 % 90 % 10 % Table 13. I/O TIMING CHARACTERISTICS (2.8 V VDD_IO) (Note 1) Symbol Definition Condition Min Typ Max Unit fEXTCLK Input Clock Frequency 6 – 50 MHz tEXTCLK Input Clock Period 20 – 166 ns tR Input Clock Rise Time – 3 – ns tF Input Clock Fall Time – 3 – ns tJITTER Input Clock Jitter – – 600 ps tRP Pixclk Rise Time PCLK slew rate = 6 1.2 – 2.9 ns tFP Pixclk Fall Time PCLK slew rate = 6 1.2 – 2.9 ns Pixclk Duty Cycle 45 50 55 % fPIXCLK PIXCLK Frequency (Note 2) 6 – 74.25 MHz tPD PIXCLK to Data Valid PCLK slew rate = 6, Parallel slew rate = 7 –2 – 2.5 ns tPFH PIXCLK to FV HIGH PCLK slew rate = 6, Parallel slew rate = 7 –2 – 2.5 ns tPLH PIXCLK to LV HIGH PCLK slew rate = 6, Parallel slew rate = 7 –2 – 2.5 ns tPFL PIXCLK to FV LOW PCLK slew rate = 6, Parallel slew rate = 7 –2 – 2.5 ns tPLL PIXCLK to LV LOW PCLK slew rate = 6, Parallel slew rate = 7 –2 – 2.5 ns 1. Minimum and maximum values are taken at the temperature and voltage limits; for instance, 70°C at 2.5 V, and −30°C at 3.1 V. All values are taken at the 50% transition point. The loading used is 10 pF. 2. Jitter from PIXCLK is already taken into account as the data of all the output parameters. Table 14. I/O TIMING CHARACTERISTICS (1.8 V VDD_IO) (Note 1) Symbol Definition Condition Min Typ Max Unit fEXTCLK Input Clock Frequency 6 − 50 MHz tEXTCLK Input Clock Period 20 − 166 ns tR Input Clock Rise Time − 3 − ns |
Similar Part No. - MT9M034_17 |
|
Similar Description - MT9M034_17 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |