Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

Z8S18010VEC Datasheet(PDF) 10 Page - Zilog, Inc.

Part # Z8S18010VEC
Description  ENHANCED Z180 MICROPROCESSOR
Download  70 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ZILOG [Zilog, Inc.]
Direct Link  http://www.zilog.com
Logo ZILOG - Zilog, Inc.

Z8S18010VEC Datasheet(HTML) 10 Page - Zilog, Inc.

Back Button Z8S18010VEC Datasheet HTML 6Page - Zilog, Inc. Z8S18010VEC Datasheet HTML 7Page - Zilog, Inc. Z8S18010VEC Datasheet HTML 8Page - Zilog, Inc. Z8S18010VEC Datasheet HTML 9Page - Zilog, Inc. Z8S18010VEC Datasheet HTML 10Page - Zilog, Inc. Z8S18010VEC Datasheet HTML 11Page - Zilog, Inc. Z8S18010VEC Datasheet HTML 12Page - Zilog, Inc. Z8S18010VEC Datasheet HTML 13Page - Zilog, Inc. Z8S18010VEC Datasheet HTML 14Page - Zilog, Inc. Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 70 page
background image
Z80180/Z8S180/Z8L180
Enhanced Z180 Microprocessor
Zilog
1-10
P R E L I M I N A R Y
DS971800401
PIN DESCRIPTIONS
A0-A19. Address Bus (Output, active High, tri-state). A0-
A19 form a 20-bit address bus. The Address Bus provides
the address for memory data bus exchanges, up to 1 MB,
and I/O data bus exchanges, up to 64K. The address bus
enters a high-impedance state during reset and external
bus acknowledge cycles. Address line A18 is multiplexed
with the output of PRT channel 1 (TOUT, selected as ad-
dress output on reset) and address line A19 is not avail-
able in DIP versions of the Z80180.
BUSACK. Bus Acknowledge (Output, active Low).
/BUSACK indicated the requesting device, the MPU ad-
dress and data bus, and some control signals, have en-
tered their high-impedance state.
/BUSREQ. Bus Request (Input, active Low). This input is
used by external devices (such as DMA controllers) to re-
quest access to the system bus. This request has a higher
priority than /NMI and is always recognized at the end of
the current machine cycle. This signal will stop the CPU
from executing further instructions and places address and
data buses, and other control signals, into the high-imped-
ance state.
CKA0, CKA1. Asynchronous Clock 0 and 1 (Bidirectional,
active High). When in output mode, these pins are the
transmit and receive clock outputs from the ASCI baud
rate generators. When in input mode, these pins serve as
the external clock inputs for the ASCI baud rate genera-
tors. CKA0 is multiplexed with /DREQ0, and CKA1 is mul-
tiplexed with /TEND0.
CKS. Serial Clock (Bidirectional, active High). This line is
clock for the CSIO channel.
PHI CLOCK. System Clock (Output, active High). The out-
put is used as a reference clock for the MPU and the ex-
ternal system. The frequency of this output is equal to one-
half that of the crystal or input clock frequency.
/CTS0 - /CTS1. Clear to send 0 and 1 (Inputs, active Low).
These lines are modem control signals for the ASCI chan-
nels. /CTS1 is multiplexed with RXS.
D0 - D7. Data Bus = (Bidirectional, active High, tri-state).
D0 - D7 constitute an 8-bit bi-directional data bus, used for
the transfer of information to and from I/O and memory de-
vices. The data bus enters the high-impedance state dur-
ing reset and external bus acknowledge cycles.
DCD0. Data Carrier Detect 0 (Input, active Low). This is a
programmable modem control signal for ASCI channel 0.
/DREQ0, /DREQ1. DMA Request 0 and 1 (Input, active
Low). /DREQ is used to request a DMA transfer from one
of the on-chip DMA channels. The DMA channels monitor
these inputs to determine when an external device is ready
for a read or write operation. These inputs can be pro-
grammed to be either level or edge sensed. /DREQ0 is
multiplexed with CKA0.
E. Enable Clock (Output, active High). Synchronous ma-
chine cycle clock output during bus transactions.
EXTAL. External Clock Crystal (Input, active High). Crys-
tal oscillator connections. An external clock can be input to
the Z80180/Z8S180/Z8L180 on this pin when a crystal is
not used. This input is Schmitt triggered.
/HALT. Halt/SLEEP (Output, active Low). This output is
asserted after the CPU has executed either the HALT or
SLP instruction, and is waiting for either non-maskable or
maskable interrupt before operation can resume. It is also
used with the /M1 and ST signals to decode status of the
CPU machine cycle.
/INT0. Maskable Interrupt Request 0 (Input, active Low).
This signal is generated by external I/O devices. The CPU
will honor these requests at the end of the current instruc-
tion cycle as long as the /NMI and /BUSREQ signals are
inactive. The CPU acknowledges this interrupt request
with an interrupt acknowledge cycle. During this cycle,
both the /M1 and /IORQ signals will become active.
/INT1, /INT2. Maskable Interrupt Request 1 and 2 (Inputs,
active Low). This signal is generated by external I/O devic-
es. The CPU will honor these requests at the end of the
current instruction cycle as long as the /NMI, /BUSREQ,
and /INT0 signals are inactive. The CPU will acknowledge
these requests with an interrupt acknowledge cycle. Unlike
the acknowledgment for /INT0, during this cycle neither
the /M1 or /IORQ signals will become active.
/IORQ.
I/O Request (Output, active Low, tri-state). /IORQ
indicates that the address bus contains a valid I/O address
for an I/O read or I/O write operation. /IORQ is also gener-
ated, along with /M1, during the acknowledgment of the
/INT0 input signal to indicate that an interrupt response
vector can be place onto the data bus. This signal is anal-
ogous to the /IOE signal of the Z64180.
/M1. Machine Cycle 1 (Output, active Low). Together with
/MREQ, /M1 indicates that the current cycle is the Opcode
fetch cycle of and instruction execution. Together with
/IORQ, /M1 indicates that the current cycle is for an inter-
rupt acknowledge. It is also used with the /HALT and ST
signal to decode status of the CPU machine cycle. This
signal is analogous to the /LIR signal of the Z64180.
/MREQ. Memory Request (Output, active Low, tri-state).
/MREQ indicates that the address bus holds a valid ad-
dress for a memory read or memory write operation. This
signal is analogous to the /ME signal of Z64180.


Similar Part No. - Z8S18010VEC

ManufacturerPart #DatasheetDescription
logo
Zilog, Inc.
Z8S180 ZILOG-Z8S180 Datasheet
1Mb / 326P
   Z8018x Family MPU
Z8S180 ZILOG-Z8S180 Datasheet
1Mb / 326P
   Family MPU
Z8S18020VSG ZILOG-Z8S18020VSG Datasheet
2Mb / 71P
   Two Chain-Linked DMA Channels
More results

Similar Description - Z8S18010VEC

ManufacturerPart #DatasheetDescription
logo
Motorola, Inc
MC68030 MOTOROLA-MC68030 Datasheet
3Mb / 602P
   ENHANCED 32-BIT MICROPROCESSOR
logo
PHOENIX CONTACT
1438532 PHOENIX-1438532 Datasheet
42Kb / 2P
   SAC-3P-M12MS/5,0-PUR/B-1L-Z180
logo
Zilog, Inc.
Z380 ZILOG-Z380 Datasheet
630Kb / 115P
   MICROPROCESSOR
logo
List of Unclassifed Man...
W65C816S ETC-W65C816S Datasheet
1Mb / 62P
   Microprocessor
logo
LSI Computer Systems
LR4102 LSI-LR4102 Datasheet
328Kb / 32P
   Microprocessor
logo
Texas Instruments
AM1808 TI1-AM1808_14 Datasheet
1Mb / 265P
[Old version datasheet]   Microprocessor
logo
Analog Devices
AD667 AD-AD667_17 Datasheet
600Kb / 6P
   MICROPROCESSOR
logo
Intel Corporation
21285 INTEL-21285 Datasheet
962Kb / 159P
   Microprocessor
logo
Freescale Semiconductor...
MCF54455 FREESCALE-MCF54455 Datasheet
930Kb / 46P
   Microprocessor
logo
Texas Instruments
AM1707 TI1-AM1707_14 Datasheet
1Mb / 201P
[Old version datasheet]   Microprocessor
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com