Electronic Components Datasheet Search |
|
AD7143 Datasheet(PDF) 44 Page - Analog Devices |
|
AD7143 Datasheet(HTML) 44 Page - Analog Devices |
44 / 57 page AD7143 Rev. 0 | Page 43 of 56 BANK 2 REGISTERS All address values are expressed in hexadecimal format. Table 30. STAGE0 Configuration Registers Address Data Bit Default Type Name Description 0x080 [15:0] X R/W STAGE0_CONNECTION[6:0] STAGE0 CIN(6:0) connection setup (see Table 38) 0x081 [15:0] X R/W STAGE0_CONNECTION 7 STAGE0 CIN7 connection setup (see Table 39) 0x082 [15:0] X R/W STAGE0_AFE_OFFSET STAGE0 AFE offset control (see Table 40) 0x083 [15:0] X R/W STAGE0_SENSITIVITY STAGE0 sensitivity control (see Table 41) 0x084 [15:0] X R/W STAGE0_OFFSET_LOW STAGE0 initial offset low value 0x085 [15:0] X R/W STAGE0_OFFSET_HIGH STAGE0 initial offset high value 0x086 [15:0] X R/W STAGE0_OFFSET_HIGH_CLAMP STAGE0 offset high clamp value 0x087 [15:0] X R/W STAGE0_OFFSET_LOW_CLAMP STAGE0 offset low clamp value Table 31. STAGE1 Configuration Registers Address Data Bit Default Type Name Description 0x088 [15:0] X R/W STAGE1_CONNECTION[6:0] STAGE1 CIN(6:0) connection setup (see Table 38) 0x089 [15:0] X R/W STAGE1_CONNECTION 7 STAGE1 CIN7 connection setup (see Table 39) 0x08A [15:0] X R/W STAGE1_AFE_OFFSET STAGE1 AFE offset control (see Table 40) 0x08B [15:0] X R/W STAGE1_SENSITIVITY STAGE1 sensitivity control (see Table 41) 0x08C [15:0] X R/W STAGE1_OFFSET_LOW STAGE1 initial offset low value 0x08D [15:0] X R/W STAGE1_OFFSET_HIGH STAGE1 initial offset high value 0x08E [15:0] X R/W STAGE1_OFFSET_HIGH_CLAMP STAGE1 offset high clamp value 0x08F [15:0] X R/W STAGE1_OFFSET_LOW_CLAMP STAGE1 offset low clamp value Table 32. STAGE2 Configuration Registers Address Data Bit Default Type Name Description 0x090 [15:0] X R/W STAGE2_CONNECTION[6:0] STAGE2 CIN(6:0) connection setup (see Table 38) 0x091 [15:0] X R/W STAGE2_CONNECTION 7 STAGE2 CIN7 connection setup (see Table 39) 0x092 [15:0] X R/W STAGE2_AFE_OFFSET STAGE2 AFE offset control (see Table 40) 0x093 [15:0] X R/W STAGE2_SENSITIVITY STAGE2 sensitivity control (see Table 41) 0x094 [15:0] X R/W STAGE2_OFFSET_LOW STAGE2 initial offset low value 0x095 [15:0] X R/W STAGE2_OFFSET_HIGH STAGE2 initial offset high value 0x096 [15:0] X R/W STAGE2_OFFSET_HIGH_CLAMP STAGE2 offset high clamp value 0x097 [15:0] X R/W STAGE2_OFFSET_LOW_CLAMP STAGE2 offset low clamp value |
Similar Part No. - AD7143_17 |
|
Similar Description - AD7143_17 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |