Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

TLV320AIC25IPFB Datasheet(PDF) 7 Page - Texas Instruments

Part # TLV320AIC25IPFB
Description  Layout and Grounding Guidelines for TLV320AIC2x
Download  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TLV320AIC25IPFB Datasheet(HTML) 7 Page - Texas Instruments

Back Button TLV320AIC25IPFB Datasheet HTML 3Page - Texas Instruments TLV320AIC25IPFB Datasheet HTML 4Page - Texas Instruments TLV320AIC25IPFB Datasheet HTML 5Page - Texas Instruments TLV320AIC25IPFB Datasheet HTML 6Page - Texas Instruments TLV320AIC25IPFB Datasheet HTML 7Page - Texas Instruments TLV320AIC25IPFB Datasheet HTML 8Page - Texas Instruments TLV320AIC25IPFB Datasheet HTML 9Page - Texas Instruments TLV320AIC25IPFB Datasheet HTML 10Page - Texas Instruments TLV320AIC25IPFB Datasheet HTML 11Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 53 page
background image
www.ti.com
ADC DYNAMIC PERFORMANCE
ADC CHANNEL CHARACTERISTICS
DAC PATH FILTER
TLV320AIC20, TLV320AIC21
TLV320AIC24, TLV320AIC25
TLV320AIC20K, TLV320AIC24K
SLAS363D – MARCH 2002 – REVISED APRIL 2005
With IIR Filter, FS = 8 KHz
TEST
PARAMETER
MIN
TYP
MAX
MIN
TYP
MAX
UNIT
CONDITIONS
AIC20/21/24/25
AIC20k/24k
VI = -3 dB
82
82
SNR
Signal-to-noise ratio
VI = -9 dB
76
76
VI = -3 dB
83
83
THD
Total harmonic distortion
dB
VI = -9 dB
77
77
VI = -3 dB
78
78
Signal-to-harmonic
THD+N
distortion + noise
VI = -9 dB
70
70
AIC20/21/24/25/20k/24k
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
VI(pp)
Differential-ended input level
PGA gain = 0 dB
4
V
VIO
Input offset voltage
±5
mV
IB
Input bias current
125
µA
Common mode voltage
1.35
V
Dynamic range
VI = -3 dB
87
dB
Zero Digital
Mute attenuation
PGA = MUTE
dB
Code
Intrachannel isolation
87
dB
EG
Gain error
VI = -3 dB at 1020 Hz
-0.45
dB
EO(ADC)
ADC converter offset error
±15
mV
Common-mode rejection ratio at INMx and
CMRR
VI = -100 mV at 1020 Hz
50
dB
INPx
Idle channel noise
V(INP,INM,MICIN) = 0 V
70
µVrms
Ri
Input resistance
TA = 25°C
10
k
Ci
Input capacitance
TA = 25°C
2
pF
IIR
5/fs
S
Channel delay
FIR
17/fs
S
FS = 8 KHz (1)(2)
FIR FILTER
IIR FILTER
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
MIN
TYP
MAX
UNIT
PATH FILTER, FS = 8 KHz
0 Hz to 200 Hz
0.1
0.05
200 Hz to 300 Hz
-0.05
0.05
300 Hz to 2.4 KHz
-0.25
0.15
-0.1
0.1
2.4 kHz to 3 kHz
-0.3
0.1
-0.2
0.1
Filter gain relative to gain
dB
at 1020 Hz
3 kHz to 3.4 KHz
-0.55
0.05
-0.25
0.05
3.4 kHz to 3.6 KHz
-30
0
4 KHz
-28
-34
4.5 KHz to 72 KHZ
-70
-70
(1)
The filter gain outside of the passband is measured with respect to the gain at 1020 Hz. The input signal is the digital equivalent of a
sine wave (digital full scale = 0 dB). The nominal differential DAC channel output with this input condition is 4 VI(PP) . The pass band is
0 to 3600 Hz for an 8-kHz sample rate. This pass band scales linearly with the conversion rate.
(2)
The filter characteristics are specified by design and are not tested in production.
7


Similar Part No. - TLV320AIC25IPFB

ManufacturerPart #DatasheetDescription
logo
Texas Instruments
TLV320AIC25IPFB TI-TLV320AIC25IPFB Datasheet
1Mb / 63P
[Old version datasheet]   LOW-POWER, HIGHLY-INTEGRATED, PROGRAMMABLE 16-Bit, 26-KSPS MONO CODEC
TLV320AIC25IPFBG4 TI-TLV320AIC25IPFBG4 Datasheet
1Mb / 63P
[Old version datasheet]   LOW-POWER, HIGHLY-INTEGRATED, PROGRAMMABLE 16-Bit, 26-KSPS MONO CODEC
TLV320AIC25IPFBR TI-TLV320AIC25IPFBR Datasheet
1Mb / 63P
[Old version datasheet]   LOW-POWER, HIGHLY-INTEGRATED, PROGRAMMABLE 16-Bit, 26-KSPS MONO CODEC
TLV320AIC25IPFBRG4 TI-TLV320AIC25IPFBRG4 Datasheet
1Mb / 63P
[Old version datasheet]   LOW-POWER, HIGHLY-INTEGRATED, PROGRAMMABLE 16-Bit, 26-KSPS MONO CODEC
More results

Similar Description - TLV320AIC25IPFB

ManufacturerPart #DatasheetDescription
logo
Fairchild Semiconductor
AN-5061 FAIRCHILD-AN-5061 Datasheet
129Kb / 4P
   Layout Guidelines
logo
Silicon Laboratories
AN644 SILABS-AN644 Datasheet
1Mb / 15P
   Si477X LAYOUT GUIDELINES
logo
STMicroelectronics
AN2797 STMICROELECTRONICS-AN2797 Datasheet
421Kb / 23P
   PCB layout guidelines for SPEAr600
AN2674 STMICROELECTRONICS-AN2674 Datasheet
549Kb / 22P
   PCB layout guidelines for SPEAr3xx
logo
Fairchild Semiconductor
AN-1577 FAIRCHILD-AN-1577 Datasheet
622Kb / 6P
   SG1577A Layout Guidelines
logo
Silicon Laboratories
AN400 SILABS-AN400 Datasheet
1Mb / 20P
   Si474X ANTENNA, SCHEMATIC, LAYOUT, AND DESIGN GUIDELINES
AN383 SILABS-AN383 Datasheet
1Mb / 69P
   Si47XX ANTENNA, SCHEMATIC, LAYOUT, AND DESIGN GUIDELINES
logo
Cirrus Logic
CDB4385A CIRRUS-CDB4385A Datasheet
2Mb / 31P
   Demonstrates recommended layout and grounding arrangements
logo
Silicon Laboratories
AN350 SILABS-AN350 Datasheet
1Mb / 8P
   Si4708/09 ANTENNA, SCHEMATIC, LAYOUT, AND DESIGN GUIDELINES
AN738 SILABS-AN738 Datasheet
1Mb / 37P
   Si4825/36-A ANTENNA, SCHEMATIC, LAYOUT, AND DESIGN GUIDELINES
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com