Electronic Components Datasheet Search |
|
CLC408AJE Datasheet(PDF) 6 Page - National Semiconductor (TI) |
|
|
CLC408AJE Datasheet(HTML) 6 Page - National Semiconductor (TI) |
6 / 12 page http://www.national.com 6 Figure 3: Transimpedance Gain DC Design (level shifting) Figure 4 shows a DC level shifting circuit for inverting gain configurations. Vref produces a DC output level shift of which is independent of the DC output produced by Vin. Figure 4: Level Shifting Circuit DC Design (DC offsets) The DC offset model shown in Fig. 5 is used to calculate the output offset voltage. The equation for output offset voltage is: The current offset terms, IBN and IBI, do not track each other. The specifications are stated in terms of magnitude only. Therefore, the terms Vos, IBN, and IBI can have either polarity. Matching the equivalent resistance seen at both input pins does not reduce the output offset voltage. Figure 5: DC Offset Model DC Design (output loading) RL, Rf, and Rg load the op amp output. The equivalent load seen by the output in Figure 5 is: RL(eq) = RL || (Rf + Req2), non-inverting gain RL || Rf, inverting and transimpedance gain The equivalent output load (RL(eq)) needs to be large enough so that the output current can produce the required output voltage swing. AC Design (small signal bandwidth) The CLC408 current-feedback amplifier bandwidth is a function of the feedback resistor (Rf), not of the DC voltage gain (AV). The bandwidth is approximately proportional to As a rule, if Rf doubles, the bandwidth is cut in half. Other AC specifications will also be degraded. Decreasing Rf from the recommended value increases peaking, and for very small values of Rf oscillation will occur. AC Design (minimum slew rate) Slew rate influences the bandwidth of large signal sinusoids. To determine an approximate value of slew rate necessary to support a large sinusoid, use the following equation: SR > 5 • f • V peak where Vpeak is the peak output sinusoidal voltage. The slew rate of the CLC408 in inverting gains is always higher than in non-inverting gains. AC Design (linear phase/constant group delay) The recommended value of Rf produces minimal peaking and a reasonably linear phase response. To improve phase linearity when |Av| < 6, increase Rf approximately 50% over its recommended value. Some adjustment of Rf may be needed to achieve phase linearity for your application. See the AC Design (small signal bandwidth) sub-section for other effects of changing Rf. Propagation delay is approximately equal to group delay. Group delay is related to phase by this equation: where φ(f) is the phase in degrees. Linear phase implies constant group delay. The technique for achieving linear phase also produces a constant group delay. AC Design (peaking) Peaking is sometimes observed with the recommended Rf. If a small increase in Rf does not solve the problem, then investigate the possible causes and remedies listed below: + - CLC408 408 Fi 3 Rf 0.1 µF 6.8 µF Vo VCC 0.1 µF 6.8 µF VEE Rt 3 2 4 8 6 + + Iin Vin Rg + - CLC408 Rf Vo Vref Rref Rt −⋅ V R R , ref f ref VV I R 1 R R IR oos BN eq1 f eq2 BI f =− + ⋅ ()⋅+ +⋅ () Req1 Rf + - Req2 CLC408 IBI IBN Vos Vo RL + - 1 Rf . { τ φφ gd d d f 1 360 f f 1 360 f f () =− ° ⋅ () ≈− ° ⋅ () ∆ ∆ |
Similar Part No. - CLC408AJE |
|
Similar Description - CLC408AJE |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |