Electronic Components Datasheet Search |
|
AD9690BCPZRL7-500 Datasheet(PDF) 3 Page - Analog Devices |
|
AD9690BCPZRL7-500 Datasheet(HTML) 3 Page - Analog Devices |
3 / 79 page AD9690 Data Sheet Rev. B | Page 2 of 78 TABLE OF CONTENTS Features .............................................................................................. 1 Applications....................................................................................... 1 Functional Block Diagram .............................................................. 1 Product Highlights ........................................................................... 1 Revision History ............................................................................... 3 General Description ......................................................................... 4 Specifications..................................................................................... 5 DC Specifications ......................................................................... 5 AC Specifications.......................................................................... 6 Digital Specifications ................................................................... 7 Switching Specifications .............................................................. 8 Timing Specifications .................................................................. 9 Absolute Maximum Ratings.......................................................... 11 Thermal Characteristics ............................................................ 11 ESD Caution................................................................................ 11 Pin Configuration and Function Descriptions........................... 12 Typical Performance Characteristics ........................................... 14 AD9690-1000.............................................................................. 14 AD9690-500 ................................................................................ 18 Equivalent Circuits......................................................................... 22 Theory of Operation ...................................................................... 24 ADC Architecture ...................................................................... 24 Analog Input Considerations.................................................... 24 Voltage Reference ....................................................................... 28 Clock Input Considerations...................................................... 29 ADC Overrange and Fast Detect.................................................. 31 ADC Overrange.......................................................................... 31 Fast Threshold Detection (FD)................................................. 31 Signal Monitor ................................................................................ 32 SPORT Over JESD204B............................................................. 32 Digital Downconverter (DDC)..................................................... 35 DDC I/Q Input Selection .......................................................... 35 DDC I/Q Output Selection ....................................................... 35 DDC General Description ........................................................ 35 Frequency Translation ................................................................... 41 General Description................................................................... 41 DDC NCO Plus Mixer Loss and SFDR................................... 42 Numerically Controlled Oscillator .......................................... 42 FIR Filters ........................................................................................ 44 General Description................................................................... 44 Half-Band Filters ........................................................................ 45 DDC Gain Stage ......................................................................... 47 DDC Complex—Real Conversion........................................... 47 DDC Example Configurations ................................................. 48 Digital Outputs ............................................................................... 49 Introduction to the JESD204B Interface ................................. 49 JESD204B Overview .................................................................. 49 Functional Overview ................................................................. 50 JESD204B Link Establishment ................................................. 50 Physical Layer (Driver) Outputs .............................................. 52 JESD204B Tx Converter Mapping........................................... 54 Configuring the JESD204B Link.............................................. 55 Multichip Synchronization............................................................ 57 SYSREF± Setup/Hold Window Monitor................................. 59 Test Modes....................................................................................... 61 ADC Test Modes ........................................................................ 61 JESD204B Block Test Modes .................................................... 62 Serial Port Interface........................................................................ 64 Configuration Using the SPI..................................................... 64 Hardware Interface..................................................................... 64 SPI Accessible Features.............................................................. 64 Memory Map .................................................................................. 65 Reading the Memory Map Register Table............................... 65 Memory Map Register Table..................................................... 66 Applications Information .............................................................. 77 Power Supply Recommendations............................................. 77 Exposed Pad Thermal Heat Slug Recommendations............ 77 AVDD1_SR (Pin 57) and AGND (Pin 56 and Pin 60).............. 77 Outline Dimensions....................................................................... 78 Ordering Guide .......................................................................... 78 |
Similar Part No. - AD9690BCPZRL7-500 |
|
Similar Description - AD9690BCPZRL7-500 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |