Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

EC24C512CF2GR Datasheet(PDF) 4 Page - E-CMOS Corporation

Part # EC24C512CF2GR
Description  512K bits Two-wire Serial EEPROM
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  E-CMOS [E-CMOS Corporation]
Direct Link  http://www.ecmos.com.tw/
Logo E-CMOS - E-CMOS Corporation

EC24C512CF2GR Datasheet(HTML) 4 Page - E-CMOS Corporation

  EC24C512CF2GR Datasheet HTML 1Page - E-CMOS Corporation EC24C512CF2GR Datasheet HTML 2Page - E-CMOS Corporation EC24C512CF2GR Datasheet HTML 3Page - E-CMOS Corporation EC24C512CF2GR Datasheet HTML 4Page - E-CMOS Corporation EC24C512CF2GR Datasheet HTML 5Page - E-CMOS Corporation EC24C512CF2GR Datasheet HTML 6Page - E-CMOS Corporation EC24C512CF2GR Datasheet HTML 7Page - E-CMOS Corporation EC24C512CF2GR Datasheet HTML 8Page - E-CMOS Corporation EC24C512CF2GR Datasheet HTML 9Page - E-CMOS Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 16 page
background image
EC24C512C
512K bits Two-wire Serial EEPROM
E-CMOS Corp. (www.ecmos.com.tw)
Page 4 of 16
5C26N-Rev.F001
Device Operation
The
EC24C512C
serial
interface
supports
communications using industrial standard 2-wire bus
protocol, such as I
2C.
2-WIRE Bus
The two-wire bus is defined as Serial Data (SDA), and
Serial Clock (SCL). The protocol defines any device that
sends data onto the SDA bus as a transmitter, and the
receiving devices as receivers. The bus is controlled by
Master device that generates the SCL, controls the bus
access, and generates the Start and Stop conditions.
The EC24C512C is the Slave device.
The Bus Protocol
Data transfer may be initiated only when the bus is not
busy. During a data transfer, the SDA line must remain
stable whenever the SCL line is high. Any changes in the
SDA line while the SCL line is high will be interpreted as
a Start or Stop condition.
The state of the SDA line represents valid data after a
Start condition. The SDA line must be stable for the
duration of the High period of the clock signal. The data
on the SDA line may be changed during the Low period
of the clock signal. There is one clock pulse per bit of
data. Each data transfer is initiated with a Start condition
and terminated by a Stop condition.
Start Condition
The Start condition precedes all commands to the device
and is defined as a High to Low transition of SDA when
SCL is High. The EEPROM monitors the SDA and SCL
lines and will not respond until the Start condition is met.
Stop Condition
The Stop condition is defined as a Low to High transition
of SDA when SCL is High. All operations must end with
a Stop condition.
Acknowledge
After a successful data transfer, each receiving device is
required to generate an ACK. The Acknowledging device
pulls down the SDA line.
Reset
The EC24C512C contains a reset function in case the 2-
wire bus transmission on is accidentally interrupted (e.g.
a power loss), or needs to be terminated mid-stream.
The reset is initiated when the Master device creates a
Start condition. To do this, it may be necessary for the
Master device to monitor the SDA line while cycling the
SCL up to nine times.(For each clock signal transition to
High, the Master checks for a High level on SDA.)
Standby Mode
While in standby mode, the power consumption is
minimal. The EC24C512C enters into standby mode
during one of the following conditions: a) After Power-up,
while no Op-code is sent; b) After the completion of an
operation and followed by the Stop signal, provided that
the previous operation is not Write related; or c) After the
completion of any internal write operations.
Device Addressing
The Master begins a transmission on by sending a Start
condition, then sends the address of the particular Slave
devices to be communicated. The Slave device address
is 8 bits format as shown in Figure. 5.
The four most significant bits of the Slave address are
fixed (1010) for EC24C512C. The next three bits, A0, A1
and A2, of the Slave address are specifically related to
EEPROM. Up to eight EC24C512C units can be
connected to the 2-wire bus. The last bit of the Slave
address specifies whether a Read or Write operation is to
be performed. When this bit is set to 1, Read operation is
selected. While it is set to 0, Write operation is selected.
After the Master transmits the Start condition and Slave
address byte appropriately, the associated 2-wire Slave
device,EC24C512C, will respond with ACK on the SDA
line. Then EC24C512C will pull down the SDA on the
ninth clock cycle, signaling that it received the eight bits
of data. The EC24C512C then prepares for a Read or
Write operation by monitoring the bus.


Similar Part No. - EC24C512CF2GR

ManufacturerPart #DatasheetDescription
logo
E-CMOS Corporation
EC24C512A E-CMOS-EC24C512A Datasheet
471Kb / 14P
   512K bitsTwo-wire Serial EEPROM
EC24C512AE1GX E-CMOS-EC24C512AE1GX Datasheet
471Kb / 14P
   512K bitsTwo-wire Serial EEPROM
EC24C512AM1GX E-CMOS-EC24C512AM1GX Datasheet
471Kb / 14P
   512K bitsTwo-wire Serial EEPROM
EC24C512AP1GX E-CMOS-EC24C512AP1GX Datasheet
471Kb / 14P
   512K bitsTwo-wire Serial EEPROM
EC24C512B E-CMOS-EC24C512B Datasheet
427Kb / 13P
   512K bitsTwo-wire Serial EEPROM
More results

Similar Description - EC24C512CF2GR

ManufacturerPart #DatasheetDescription
logo
AiT Semiconductor Inc.
A24C512 AITSEMI-A24C512 Datasheet
856Kb / 20P
   MEMORY EEPROM 512k BITS (65536 X 8) TWO-WIRE SERIAL
REV2.2
logo
Sanyo Semicon Device
LE24512AQF SANYO-LE24512AQF Datasheet
952Kb / 14P
   Two Wire Serial Interface EEPROM (512k EEPROM)
logo
E-CMOS Corporation
EC24C64C E-CMOS-EC24C64C Datasheet
590Kb / 17P
   64K bits Two-wire Serial EEPROM
EC24C128B E-CMOS-EC24C128B Datasheet
579Kb / 17P
   128K bits Two-wire Serial EEPROM
EC24C1024A E-CMOS-EC24C1024A Datasheet
664Kb / 14P
   1024K bits Two-wire Serial EEPROM
logo
Renesas Technology Corp
R1EX24512BSAS0G RENESAS-R1EX24512BSAS0G Datasheet
516Kb / 18P
   Two-wire serial interface 512k EEPROM
logo
ACE Technology Co., LTD...
ACE25GD512 ACE-ACE25GD512 Datasheet
182Kb / 3P
   SPI 512K Bits Serial EEPROM
VER 1.1
logo
AiT Semiconductor Inc.
A24C08 AITSEMI-A24C08 Datasheet
714Kb / 19P
   MEMORY EEPROM 8k BITS (1024X8) TWO-WIRE SERIAL
REV3.0
A24C04 AITSEMI-A24C04 Datasheet
875Kb / 18P
   MEMORY EEPROM 4K BITS (512X8) TWO-WIRE SERIAL
REV3.0
A24C02 AITSEMI-A24C02 Datasheet
779Kb / 19P
   MEMORY EEPROM 2k BITS (256BYTES) TWO-WIRE SERIAL
REV3.0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com