MDT10P62(BB)

This specification are subject to be changed without notice. Any latest information please preview

http;//www.mdtic.com.tw

P.4

2008/7 Ver. 1.0

Address

Description

0E

PSTA

12

T2PER

14

SCMSTA

A0~BF

General purpose register

(1) IAR ( Indirect Address Register) : R00

(2) RTCC (Real Time Counter/Counter Register) : R01

(3) PC (Program Counter) : R02,R0A

Write PC --- from PCHLAT

Write PC --- from PCHLAT

LJUMP, LCALL --- from instruction word

RTWI, RET --- from STACK

A11

A10~A8

A7~A0

Write PC --- from ALU

LJUMP, LCALL --- from instruction word

RTWI, RET, RTFI --- from STACK

(4) STATUS (Status register) : R03

Bit

Symbol

Function

0

1

2

3

4

5

6-7

C

HC

Z

PF

TF

RBS0

——

Carry bit

Half Carry bit

Zero bit

Power down Flag bit

WDT Timer overflow Flag bit

Register Bank Select bit :

0 : 00H --- 7FH (Bank0)

1 : 80H --- FFH (Bank1)

General purpose bit