MDT10P7212

This specification are subject to be changed without notice. Any latest information

please preview http;//www.mdtic.com.tw

P. 10

2011/3 VER1.4

(27) PIEB1: R8C

Bit

Symbol

Function

0

TMR1IE

TMR1 interrupt enable bit

0: Disable TMR1 interrupt

1: Enable TMR1 interrupt

1

TMR2IE

TMR2 interrupt enable bit

0: Disable TMR2 interrupt

1: Enable TMR2 interrupt

2

CCP1IE

CCP1 interrupt enable bit

0: Disable CCP1 interrupt

1: Enable CCP1 interrupt

5~3

--

Unimplemented, read as ‘0’

6

ADIE

A/D interrupt enable bit

0: Disable A/D interrupt

1: Enable A/D interrupt

7

--

Unimplemented, read as ‘0’

(28) PSTA: R8E

Bit

Symbol

Function

0

PRDB

0: Power range-detector Reset occurred

1: No Power range-detector Reset Occurred

1

PORB

0: Power on Reset occurred

1: No Power on Reset occurred

7~2

--

Unimplemented, read as ‘0’

(29) T2PER: R92

Timer2 period

(30) ADRESL: R9E

A/D result register low byte, The ADRESL register is not a writable register.

(31) ADS1 ( A/D Status Register ): R9F

Bit

Symbol

Function

2~0

PAVM2~0

0 0 0: PA0~3, PA5, PE0~2 = analog input, VREF = VDD

0 0 1: PA0~2, PA5, PE0~2 = analog input, VREF = PA3

0 1 0: PA0~3, PA5 = analog input, PE0~2 = digital I/O, VREF = VDD

0 1 1: PA0~2, PA5 = analog input, PE0~2 = digital I/O, VREF = PA3

1 0 0: PA0, 1, 3 = analog input, PA2, 5, PE0~2 = digital I/O, VREF = VDD

1 0 1: PA0, 1 = analog input, PA2, 5, PE0~2 = digital I/O, VREF = PA3

1 1 x: PA0~3, 5, PE0~2 = digital I/O

6~3

--

Unimplemented, read as ‘0’