Electronic Components Datasheet Search |
|
IS42S81600A-7TLI Datasheet(PDF) 6 Page - Integrated Silicon Solution, Inc |
|
IS42S81600A-7TLI Datasheet(HTML) 6 Page - Integrated Silicon Solution, Inc |
6 / 61 page ISSI® 6 Integrated Silicon Solution, Inc. — www.issi.com — 1-800-379-4774 PRELIMINARY INFORMATION Rev. 00C 01/20/05 IS42S81600A, IS42S16800A, IS42S32400A PIN FUNCTIONS Symbol Type Function (In Detail) A0-A11 Input Pin Address Inputs: A0-A11 are sampled during the ACTIVE command (row-address A0-A11) and READ/WRITE command (A0-A9 (x8); A0-A8 (x16); A0-A7(x32) with A10 defining auto precharge) to select one location out of the memory array in the respective bank. A10 is sampled during a PRECHARGE command to determine if all banks are to be precharged (A10 HIGH) or bank selected by BA0, BA1 (LOW). The address inputs also provide the op-code during a LOAD MODE REGISTER command. BA0, BA1 Input Pin Bank Select Address: BA0 and BA1 defines which bank the ACTIVE, READ, WRITE or PRECHARGE command is being applied. CAS Input Pin CAS, in conjunction with the RAS and WE, forms the device command. See the "Command Truth Table" for details on device commands. CKE Input Pin The CKE input determines whether the CLK input is enabled. The next rising edge of the CLK signal will be valid when is CKE HIGH and invalid when LOW. When CKE is LOW, the device will be in either power-down mode, clock suspend mode, or self refresh mode. CKE is an asynchronous input. CLK Input Pin CLK is the master clock input for this device. Except for CKE, all inputs to this device are acquired in synchronization with the rising edge of this pin. CS Input Pin The CS input determines whether command input is enabled within the device. Command input is enabled when CS is LOW, and disabled with CS is HIGH. The device remains in the previous state when CS is HIGH. DQML, Input Pin DQML and DQMH control the lower and upper bytes of the I/O buffers. In read DQMH mode,DQML and DQMH control the output buffer. WhenDQML orDQMH is LOW, the corresponding buffer byte is enabled, and when HIGH, disabled. The outputs go to the HIGH impedance state whenDQML/DQMH is HIGH. This function corresponds to OE in conventional DRAMs. In write mode,DQML and DQMH control the input buffer. WhenDQML or DQMH is LOW, the corresponding buffer byte is enabled, and data can be written to the device. WhenDQML or DQMH is HIGH, input data is masked and cannot be written to the device. DQM0-DQM3 Input Pin For IS42S32400A only DQM Input Pin For IS42S81600A only. RAS Input Pin RAS, in conjunction with CAS and WE, forms the device command. See the "Command Truth Table" item for details on device commands. WE Input Pin WE, in conjunction with RAS and CAS, forms the device command. See the "Command Truth Table" item for details on device commands. VDDQ Power Supply Pin VDDQ is the output buffer power supply. VDD Power Supply Pin VDD is the device internal power supply. VSSQ Power Supply Pin VSSQ is the output buffer ground. VSS Power Supply Pin VSS is the device internal ground. |
Similar Part No. - IS42S81600A-7TLI |
|
Similar Description - IS42S81600A-7TLI |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |