Electronic Components Datasheet Search |
|
UPD48288118AF1 Datasheet(PDF) 19 Page - Renesas Technology Corp |
|
UPD48288118AF1 Datasheet(HTML) 19 Page - Renesas Technology Corp |
19 / 52 page µµµµPD48288118AF1 R10DS0255EJ0101 Rev. 1.01 Page 19 of 51 Jan. 15, 2016 2.8 Mode Register Set Command (MRS) The mode register stores the data for controlling the operating modes of the memory. It programs the µPD48288118AF1 configuration, burst length, and I/O options. During a MRS command, the address inputs A0–A17 are sampled and stored in the mode register. tMRSC must be met before any command can be issued to the µPD48288118AF1. The mode register may be set at any time during device operation. However, any pending operations are not guaranteed to successfully complete, and all memory cell data are not guaranteed. Since MRS is used for internal test mode entry, bits A10–A17 must be set to all “0” at the MRS setting. Figure 2-3. Mode Register Set Timing Remark MRS: MRS command AC : any command Figure 2-4. Mode Register Set Remark COD: code to be loaded into the register. CK# CK COMMAND tMRSC MRS NOP NOP AC Don't care QVLD QKx QKx# CK# CK WE# REF# ADDRESS CS# COD BANK ADDRESS Don't care |
Similar Part No. - UPD48288118AF1 |
|
Similar Description - UPD48288118AF1 |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |