Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

AS4C64M16D2-25BIN Datasheet(PDF) 8 Page - Alliance Semiconductor Corporation

Part # AS4C64M16D2-25BIN
Description  JEDEC Standard Compliant
Download  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALSC [Alliance Semiconductor Corporation]
Direct Link  https://www.alliancememory.com
Logo ALSC - Alliance Semiconductor Corporation

AS4C64M16D2-25BIN Datasheet(HTML) 8 Page - Alliance Semiconductor Corporation

Back Button AS4C64M16D2-25BIN Datasheet HTML 4Page - Alliance Semiconductor Corporation AS4C64M16D2-25BIN Datasheet HTML 5Page - Alliance Semiconductor Corporation AS4C64M16D2-25BIN Datasheet HTML 6Page - Alliance Semiconductor Corporation AS4C64M16D2-25BIN Datasheet HTML 7Page - Alliance Semiconductor Corporation AS4C64M16D2-25BIN Datasheet HTML 8Page - Alliance Semiconductor Corporation AS4C64M16D2-25BIN Datasheet HTML 9Page - Alliance Semiconductor Corporation AS4C64M16D2-25BIN Datasheet HTML 10Page - Alliance Semiconductor Corporation AS4C64M16D2-25BIN Datasheet HTML 11Page - Alliance Semiconductor Corporation AS4C64M16D2-25BIN Datasheet HTML 12Page - Alliance Semiconductor Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 58 page
background image
AS4C64M16D2
Alliance Memory Inc. reserves the right to change products or specification without notice.
8
Rev. 1.1
April. /2012
Functional Description
Read and write accesses to the DDR2 SDRAM are burst oriented; accesses start at a selected location and continue
for a burst length of four or eight in a programmed sequence. Accesses begin with the registration of an Active command,
which is then followed by a Read or Write command. The address bits registered coincident with the active command are
used to select the bank and row to be accessed (BA0-BA2 select the bank; A0-A12 select the row). The address bits
registered coincident with the Read or Write command are used to select the starting column location for the burst access
and to determine if the auto precharge command is to be issued.
Prior to normal operation, the DDR2 SDRAM must be initialized. The following sections provide detailed information covering
device initialization, register definition, command descriptions, and device operation.
• Power-up and Initialization
DDR2 SDRAMs must be powered up and initialized in a predefined manner. Operational procedures other than those
specified may result in undefined operation.
The following sequence is required for POWER UP and Initialization.
1. Apply power and attempt to maintain CKE below 0.2*VDDQ and ODT
*1 at a low state (all other inputs may be
undefined.) The VDD voltage ramp time must be no greater than 200ms from when VDD ramps from 300mV to
VDDmin; and during the VDD voltage ramp, |VDD-VDDQ| ≦ 0.3V
- VDD, VDDL and VDDQ are driven from a single power converter output, AND
- VTT is limited to 0.95 V max, AND
- VREF tracks VDDQ/2.
or
- Apply VDD before or at the same time as VDDL.
- Apply VDDL before or at the same time as VDDQ.
- Apply VDDQ before or at the same time as VTT & VREF.
At least one of these two sets of conditions must be met.
2. Start clock and maintain stable condition.
3. For the minimum of 200µs after stable power and clock (CK, CK#), then apply NOP or deselect and take CKE
HIGH.
4. Wait minimum of 400ns then issue precharge all command. NOP or deselect applied during 400ns period.
5. Issue EMRS(2) command. (To issue EMRS (2) command, provide “LOW” to BA0 and BA2, “HIGH” to BA1.)
6. Issue EMRS (3) command. (To issue EMRS (3) command, provide “LOW” to BA2, “HIGH” to BA0 and BA1.)
7. Issue EMRS to enable DLL. (To issue "DLL Enable" command, provide "LOW" to A0, "HIGH" to BA0 and "LOW" to
BA1 and BA2.)
8. Issue a Mode Register Set command for “DLL reset”.
(To issue DLL reset command, provide "HIGH" to A8 and "LOW" to BA0-BA2)
9. Issue precharge all command.
10. Issue 2 or more auto-refresh commands.
11. Issue a mode register set command with LOW to A8 to initialize device operation. (i.e. to program operating
parameters without resetting the DLL.)
12. At least 200 clocks after step 8, execute OCD Calibration (Off Chip Driver impedance adjustment).If OCD
calibration is not used, EMRS OCD Default command (A9=A8=A7=HIGH) followed by EMRS OCD calibration Mode Exit
command (A9=A8=A7=LOW) must be issued with other operating parameters of EMRS.
13. The DDR2 SDRAM is now ready for normal operation.
NOTE 1: To guarantee ODT off, VREF must be valid and a LOW level must be applied to the ODT pin.


Similar Part No. - AS4C64M16D2-25BIN

ManufacturerPart #DatasheetDescription
logo
Alliance Semiconductor ...
AS4C64M16D2-25BIN ALSC-AS4C64M16D2-25BIN Datasheet
1Mb / 58P
   1Gb (64M x 16 bit) DDRII Synchronous DRAM (SDRAM)
More results

Similar Description - AS4C64M16D2-25BIN

ManufacturerPart #DatasheetDescription
logo
Alliance Semiconductor ...
2GB-AUTO-AS4C128M16D3 ALSC-2GB-AUTO-AS4C128M16D3 Datasheet
2Mb / 83P
   JEDEC Standard Compliant
1GB-DDR3L-AS4C64M16D3L ALSC-1GB-DDR3L-AS4C64M16D3L Datasheet
2Mb / 90P
   JEDEC Standard Compliant
logo
GSI Technology
GS8672D20BE-633 GSI-GS8672D20BE-633 Datasheet
483Kb / 30P
   JEDEC-standard package
GS8672D20BGE-450 GSI-GS8672D20BGE-450 Datasheet
483Kb / 30P
   JEDEC-standard package
GS8672Q20BGE-500I GSI-GS8672Q20BGE-500I Datasheet
457Kb / 28P
   JEDEC-standard package
GS8672D20BE-633I GSI-GS8672D20BE-633I Datasheet
483Kb / 30P
   JEDEC-standard package
GS8672D38BGE-500I GSI-GS8672D38BGE-500I Datasheet
483Kb / 30P
   JEDEC-standard package
GS8672D38BGE-400I GSI-GS8672D38BGE-400I Datasheet
483Kb / 30P
   JEDEC-standard package
logo
Eorex Corporation
EM44CM1688LBB EOREX-EM44CM1688LBB Datasheet
415Kb / 29P
   JEDEC Standard VDD/VDDQ
EM47EM3288SBA EOREX-EM47EM3288SBA Datasheet
922Kb / 37P
   JEDEC Standard VDD/VDDQ
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com