Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

AS4C4M16SA-6TCN Datasheet(PDF) 5 Page - Alliance Semiconductor Corporation

Part # AS4C4M16SA-6TCN
Description  Fully synchronous operation
Download  55 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALSC [Alliance Semiconductor Corporation]
Direct Link  https://www.alliancememory.com
Logo ALSC - Alliance Semiconductor Corporation

AS4C4M16SA-6TCN Datasheet(HTML) 5 Page - Alliance Semiconductor Corporation

  AS4C4M16SA-6TCN Datasheet HTML 1Page - Alliance Semiconductor Corporation AS4C4M16SA-6TCN Datasheet HTML 2Page - Alliance Semiconductor Corporation AS4C4M16SA-6TCN Datasheet HTML 3Page - Alliance Semiconductor Corporation AS4C4M16SA-6TCN Datasheet HTML 4Page - Alliance Semiconductor Corporation AS4C4M16SA-6TCN Datasheet HTML 5Page - Alliance Semiconductor Corporation AS4C4M16SA-6TCN Datasheet HTML 6Page - Alliance Semiconductor Corporation AS4C4M16SA-6TCN Datasheet HTML 7Page - Alliance Semiconductor Corporation AS4C4M16SA-6TCN Datasheet HTML 8Page - Alliance Semiconductor Corporation AS4C4M16SA-6TCN Datasheet HTML 9Page - Alliance Semiconductor Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 55 page
background image
AS4C4M16SA-C&I
Confidential
4
Rev.3.0
Mar./2015
Pin Descriptions
Table 3. Pin Details
Symbol
Type
Description
CLK
Input
Clock: CLK is driven by the system clock. All SDRAM input signals are sampled on
the positive edge of CLK. CLK also increments the internal burst counter and
controls the output registers.
CKE
Input
Clock Enable: CKE activates (HIGH) and deactivates (LOW) the CLK signal. If
CKE goes low synchronously with clock (set-up and hold time same as other
inputs), the internal clock is suspended from the next clock cycle and the state of
output and burst address is frozen as long as the CKE remains low. When all
banks are in the idle state, deactivating the clock controls the entry to the Power
Down and Self Refresh modes. CKE is synchronous except after the device enters
Power Down and Self Refresh modes, where CKE becomes asynchronous until
exiting the same mode. The input buffers, including CLK, are disabled during
Power Down and Self Refresh modes, providing low standby power.
BA0,BA1
Input
Bank Activate: BA0, BA1 input select the bank for operation.
BA1
BA0
Select Bank
0
0
BANK #A
0
1
BANK #B
1
0
BANK #C
1
1
BANK #D
A0-A11
Input
Address Inputs: A0-A11 are sampled during the BankActivate command (row
address A0-A11) and Read/Write command (column address A0-A7 with A10
defining Auto Precharge) to select one location out of the 1M available in the
respective bank. During a Precharge command, A10 is sampled to determine if all
banks are to be precharged (A10 = HIGH). The address inputs also provide the op-
code during a Mode Register Set command.
CS#
Input
Chip Select: CS# enables (sampled LOW) and disables (sampled HIGH) the
command decoder. All commands are masked when CS# is sampled HIGH. CS#
provides for external bank selection on systems with multiple banks. It is
considered part of the command code.
RAS#
Input
Row Address Strobe: The RAS# signal defines the operation commands in
conjunction with the CAS# and WE# signals and is latched at the positive edges of
CLK. When RAS# and CS# are asserted "LOW" and CAS# is asserted "HIGH,"
either the BankActivate command or the Precharge command is selected by the
WE# signal. When the WE# is asserted "HIGH," the BankActivate command is
selected and the bank designated by BA is turned on to the active state. When the
WE# is asserted "LOW," the Precharge command is selected and the bank
designated by BA is switched to the idle state after the precharge operation.
CAS#
Input
Column Address Strobe: The CAS# signal defines the operation commands in
conjunction with the RAS# and WE# signals and is latched at the positive edges of
CLK. When RAS# is held "HIGH" and CS# is asserted "LOW," the column access
is started by asserting CAS# "LOW." Then, the Read or Write command is
selected by asserting WE# "LOW" or "HIGH."
WE#
Input
Write Enable: The WE# signal defines the operation commands in conjunction
with the RAS# and CAS# signals and is latched at the positive edges of CLK. The
WE# input is used to select the BankActivate or Precharge command and Read or
Write command.


Similar Part No. - AS4C4M16SA-6TCN

ManufacturerPart #DatasheetDescription
logo
Alliance Semiconductor ...
AS4C4M16SA-6TAN ALSC-AS4C4M16SA-6TAN Datasheet
1Mb / 54P
   Fully synchronous operation
More results

Similar Description - AS4C4M16SA-6TCN

ManufacturerPart #DatasheetDescription
logo
Alliance Semiconductor ...
1GB-AUTO-AS4C128M8D3 ALSC-1GB-AUTO-AS4C128M8D3 Datasheet
2Mb / 84P
   Fully synchronous operation
AS4C4M16D1 ALSC-AS4C4M16D1 Datasheet
1Mb / 52P
   Fully synchronous operation
AS4C8M16D1 ALSC-AS4C8M16D1 Datasheet
1Mb / 64P
   Fully synchronous operation
AS4C256M16D3A-12BIN ALSC-AS4C256M16D3A-12BIN Datasheet
2Mb / 83P
   Fully synchronous operation
AS4C8M32S ALSC-AS4C8M32S Datasheet
1Mb / 55P
   Fully synchronous operation
AS4C8M32S-6TIN ALSC-AS4C8M32S-6TIN Datasheet
1Mb / 54P
   Fully synchronous operation
AS4C16M16D1 ALSC-AS4C16M16D1 Datasheet
1Mb / 67P
   Fully synchronous operation
AS4C16M16SA ALSC-AS4C16M16SA Datasheet
1Mb / 54P
   Fully synchronous operation
AS4C128M8D3A-12BIN ALSC-AS4C128M8D3A-12BIN Datasheet
1Mb / 84P
   Fully synchronous operation
AS4C64M16D1A-6TIN ALSC-AS4C64M16D1A-6TIN Datasheet
2Mb / 62P
   Fully synchronous operation
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com