Electronic Components Datasheet Search
Selected language     English  ▼
Part Name
         Description


AD1833A Datasheet(PDF) 3 Page - Analog Devices

Part No. AD1833A
Description  24-Bit, 192 kHz, DAC
Download  20 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Maker  AD [Analog Devices]
Homepage  http://www.analog.com
Logo 

 
 3 page
background image
REV. 0
–3–
AD1833A
Parameter
Min
Typ
Max
Unit
Test Conditions
DIGITAL I/O
Input Voltage HI
2.4
V
Input Voltage LO
0.8
V
Output Voltage HI
DVDD2 – 0.4
V
Output Voltage LO
0.4
V
POWER SUPPLIES
Supply Voltage (AVDD and DVDD1)
4.5
5
5.5
V
Supply Voltage (DVDD2)
3.3
DVDD1 V
Supply Current IANALOG
38.5
42
mA
Supply Current IDIGITAL
42
48
mA
Active
2mA
Power-Down
Power Supply Rejection Ratio
1 kHz 300 mV p-p Signal at Analog Supply Pins
–60
dB
20 kHz 300 mV p-p Signal at Analog Supply Pins
–50
dB
Specifications subject to change without notice.
DIGITAL TIMING
Parameter
Min
Max
Unit
Comments
MASTER CLOCK AND RESET
tML
MCLK LO (All Modes)
*
15
ns
24 MHz clock, clock doubler bypassed
tMH
MCLK HI (All Modes)
*
15
ns
24 MHz clock, clock doubler bypassed
tPDR
PD/RST LO
20
ns
SPI PORT
tCCH
CCLK HI Pulsewidth
20
ns
tCCL
CCLK LO Pulsewidth
20
ns
tCCP
CCLK Period
80
ns
tCDS
CDATA Setup Time
10
ns
To CCLK rising
tCDH
CDATA Hold Time
10
ns
From CCLK rising
tCLS
CLATCH Setup
10
ns
To CCLK rising
tCLH
CLATCH Hold
10
ns
From CCLK rising
DAC SERIAL PORT
tDBH
BCLK HI
15
ns
tDBL
BCLK LO
15
ns
tDLS
L/RCLK Setup
10
ns
To BCLK rising
tDLH
L/RCLK Hold
10
ns
From BCLK rising
tDDS
SDATA Setup
10
ns
To BCLK rising
tDDH
SDATA Hold
15
ns
From BCLK rising
TDM MODE MASTER
tTMBD
BCLKTDM Delay
20
ns
From MCLK rising
tTMFSD
FSTDM Delay
10
ns
From BCLKTDM rising
tTMDDS
SDIN1 Setup
15
ns
To BCLKTDM falling
tTMDDH
SDIN1 Hold
15
ns
From BCLKTDM falling
TDM MODE SLAVE
fTSB
BCLKTDM Frequency
256
fS
tTSBCH
BCLKTDM High
20
ns
tTSBCL
BCLKTDM Low
20
ns
tTSFS
FSTDM Setup
10
ns
To BCLKTDM falling
tTSFH
FSTDM Hold
10
ns
From BCLKTDM falling
tTSDDS
SDIN1 Setup
15
ns
To BCLKTDM falling
tTSDDH
SDIN1 Hold
15
ns
From BCLKTDM falling
AUXILIARY INTERFACE
tAXLRD
L/RCLK Delay
10
ns
From BCLK falling
tAXDD
Data Delay
10
ns
From BCLK falling
tAXBD
AUXBCLK Delay
20
ns
From MCLK rising
*MCLK symmetry must be better than 60:40 or 40:60.
Specifications subject to change without notice.
(Guaranteed over –40 C to +85 C, AVDD = DVDD = 5 V
10%)




Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13  14  15  16  17  18  19  20 


Datasheet Download



Related Electronics Part Number

Part NumberComponents DescriptionHtml ViewManufacturer
CS439224-Bit 192 kHz Stereo DAC with Volume Control  1 2 3 4 5 MoreCirrus Logic
AD19394 ADC/8 DAC with PLL 192 kHz 24-Bit CODEC 1 2 3 4 5 MoreAnalog Devices
AD1833Multichannel 24-Bit 192 kHz DAC 1 2 3 4 5 MoreAnalog Devices
AD1852Stereo 24-Bit 192 kHz Multibit DAC 1 2 3 4 5 MoreAnalog Devices
AD1853Stereo 24-Bit 192 kHz Multibit DAC 1 2 3 4 5 MoreAnalog Devices
CS4391A24-BIT 192 kHz STEREO DAC WITH VOLUME CONTROL 1 2 3 4 5 MoreCirrus Logic
CS4340A24-Bit 192 kHz Stereo DAC for Audio  1 2 3 4 5 MoreCirrus Logic
CS4341A24-Bit 192 kHz Stereo DAC with Volume Control  1 2 3 4 5 MoreCirrus Logic
CS439124-Bit 192 kHz Stereo DAC with Volume Control  1 2 3 4 5 MoreCirrus Logic
WM872724 BIT 192 KHZ STEREO DAC 1 2 3 4 5 MoreWolfson Microelectronics plc

Link URL

Does ALLDATASHEET help your business so far?  [ DONATE ]  

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Bookmark   |   Link Exchange   |   Manufacturer List
All Rights Reserved© Alldatasheet.com 2003 - 2017    


Mirror Sites
English : Alldatasheet.com  , Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp  |   Russian : Alldatasheetru.com
Korean : Alldatasheet.co.kr   |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com  |   Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl