Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

SCANPSC110FDMQB Datasheet(PDF) 3 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Part # SCANPSC110FDMQB
Description  SCAN Bridge Hierarchical and Multidrop Addressable JTAG Port (IEEE1149.1 System Test Support)
Download  29 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

SCANPSC110FDMQB Datasheet(HTML) 3 Page - National Semiconductor (TI)

  SCANPSC110FDMQB Datasheet HTML 1Page - National Semiconductor (TI) SCANPSC110FDMQB Datasheet HTML 2Page - National Semiconductor (TI) SCANPSC110FDMQB Datasheet HTML 3Page - National Semiconductor (TI) SCANPSC110FDMQB Datasheet HTML 4Page - National Semiconductor (TI) SCANPSC110FDMQB Datasheet HTML 5Page - National Semiconductor (TI) SCANPSC110FDMQB Datasheet HTML 6Page - National Semiconductor (TI) SCANPSC110FDMQB Datasheet HTML 7Page - National Semiconductor (TI) SCANPSC110FDMQB Datasheet HTML 8Page - National Semiconductor (TI) SCANPSC110FDMQB Datasheet HTML 9Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 29 page
background image
Table of Contents (Continued)
TABLE 1. Glossary of Terms (Continued)
Active Scan Chain
The Active Scan Chain refers to the scan chain configuration as seen by the test master at a given
moment. When a ’PSC110F is selected with all of its LSPs parked, the active scan chain is the
current scan bridge register only. When a LSP is unparked, the active scan chain becomes: TDI
B
→ the current ’PSC110F register → the local scan ring registers → a PAD bit → TDO
B. Refer to
Table 4 for Unparked configurations of the LSP network.
Level 1 Protocol
Level 1 is the protocol used to address a ’PSC110F.
Level 2 Protocol
Level 2 is the protocol that is used once a ’PSC110F is selected. Level 2 protocol is IEEE Std.
1149.1 compliant when an individual ’PSC110F is selected.
PAD
A one bit register that is placed at the end of each local scan port scan-chain. The PAD bit
eliminates the prop delay that would be added by the ’PSC110F LSPN logic between TDI
Ln and
TDO
L(n+1) or TDOB by buffering and synchronizing the TDIL inputs to the falling edge of TCKB,
thus allowing data to be scanned at higher frequencies without violating set-up and hold times.
LSB
Least Significant Bit, the right-most position in a register (bit 0)
MSB
Most Significant Bit, the left-most position in a register
TABLE 2. Detailed Pin Description Table
Pin #
Name
I/O (Note 1)
(SOIC
Description
& LCC)
TMS
B
TTL Input w/Pull-Up
Resistor
10
BACKPLANE TEST MODE SELECT: Controls sequencing through the TAP
Controller of the SCANPSC110F Bridge. Also controls sequencing of the TAPs
which are on the three (3) local scan chains.
TDI
B
TTL Input w/Pull-Up
Resistor
12
BACKPLANE TEST DATA INPUT: All backplane scan data is supplied to the
’PSC110F through this input pin.
TDO
B
TRI-STATEable,
13
BACKPLANE TEST DATA OUTPUT: This output drives test data from the
’PSC110F and the local TAPs, back toward the scan master controller.
32 mA/64 mA Drive,
Reduced-Swing,
Output
TCK
B
TTL Schmitt Trigger
Input
11
TEST CLOCK INPUT FROM THE BACKPLANE: This is the master clock
signal that controls all scan operations of the ’PSC110F and of the three (3)
local scan ports.
TRST
TTL Input w/Pull-Up
9
TEST RESET: An asynchronous reset signal (active low) which initializes the
’PSC110F logic.
Resistor
S
(0–5)
TTL Inputs
2, 3, 4,
SLOT IDENTIFICATION: The configuration of these six (6) pins is used to
identify (assign a unique address to) each ’PSC110F on the system backplane.
5, 6, 7
OE
TTL Input
1
OUTPUT ENABLE for the Local Scan Ports, active low. When high, this
active-low control signal TRI-STATEs all three local scan ports on the
’PSC110F, to enable an alternate resource to access one or more of the three
(3) local scan chains.
TDO
L(1–3)
TRI-STATEable,
15,19,
TEST DATA OUTPUTS: Individual output for each of the three (3) local scan
ports.
24 mA/24 mA
24
Drive Outputs
TDI
L(1–3)
TTL Inputs w/Pull-Up
18, 23,
TEST DATA INPUTS: Individual scan data input for each of the three (3) local
scan ports.
Resistors
27
TMS
L(1–3)
TRI-STATEable,
16, 20,
TEST MODE SELECT OUTPUTS: Individual output for each of the three (3)
local scan ports. TMS
L does not provide a pull-up resistor (which is assumed
to be present on a connected TMS input, per the IEEE 1149.1 requirement)
24 mA/24 mA
25
Drive Outputs
TCK
L(1–3)
TRI-STATEable,
17, 22,
LOCAL TEST CLOCK OUTPUTS: Individual output for each of the three (3)
local scan ports. These are buffered versions of TCK
B.
24 mA/24 mA
26
Drive Output
V
CC
Power Supply Voltage
8, 28
Power supply pins, 5.0V ±10%.
www.national.com
3


Similar Part No. - SCANPSC110FDMQB

ManufacturerPart #DatasheetDescription
logo
Fairchild Semiconductor
SCANPSC110F FAIRCHILD-SCANPSC110F Datasheet
270Kb / 25P
   SCAN Bridge Hierarchical and Multidrop Addressable JTAG Port (IEEE1149.1 System Test Support)
SCANPSC110FSC FAIRCHILD-SCANPSC110FSC Datasheet
270Kb / 25P
   SCAN Bridge Hierarchical and Multidrop Addressable JTAG Port (IEEE1149.1 System Test Support)
More results

Similar Description - SCANPSC110FDMQB

ManufacturerPart #DatasheetDescription
logo
Fairchild Semiconductor
SCANPSC110F FAIRCHILD-SCANPSC110F Datasheet
270Kb / 25P
   SCAN Bridge Hierarchical and Multidrop Addressable JTAG Port (IEEE1149.1 System Test Support)
logo
National Semiconductor ...
SCANSTA111 NSC-SCANSTA111 Datasheet
524Kb / 29P
   Enhanced SCAN bridge Multidrop Addressable IEEE 1149.1 (JTAG) Port
SCANSTA111 NSC-SCANSTA111_05 Datasheet
911Kb / 31P
   Enhanced SCAN bridge Multidrop Addressable IEEE 1149.1 (JTAG) Port
logo
Texas Instruments
SCANSTA111 TI1-SCANSTA111 Datasheet
1Mb / 38P
[Old version datasheet]   SCANSTA111 Enhanced SCAN Bridge Multidrop Addressable IEEE 1149.1 (JTAG) Port
SN54ABT8996 TI-SN54ABT8996 Datasheet
564Kb / 40P
[Old version datasheet]   10-BIT ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 JTAG TAP TRANSCEIVERS
SN54ABT8996 TI1-SN54ABT8996_15 Datasheet
741Kb / 46P
[Old version datasheet]   10-BIT ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS
SN74LVT8986 TI-SN74LVT8986 Datasheet
880Kb / 47P
[Old version datasheet]   3.3-V LINKING ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS
SN74LVT8986 TI-SN74LVT8986_07 Datasheet
885Kb / 54P
[Old version datasheet]   3.3-V LINKING ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS
SN54LVT8996 TI-SN54LVT8996_99 Datasheet
603Kb / 41P
[Old version datasheet]   3.3-V 10-BIT ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 (JTAG) TAP TRANSCEIVERS
SN54LVT8996 TI-SN54LVT8996 Datasheet
717Kb / 44P
[Old version datasheet]   3.3-V 10-BIT ADDRESSABLE SCAN PORTS MULTIDROP-ADDRESSABLE IEEE STD 1149.1 JTAG TAP TRANSCEIVERS
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com