Electronic Components Datasheet Search |
|
DLP3000FQBDH Datasheet(PDF) 10 Page - Texas Instruments |
|
DLP3000FQBDH Datasheet(HTML) 10 Page - Texas Instruments |
10 / 37 page From Output Under Test RL Tester Channel C = 50 pF C = 5 pF for Disable Time L L DLP3000 DLPS022B – JANUARY 2012 – REVISED MARCH 2015 www.ti.com 6.7 Timing Requirements over operating free-air temperature range (unless otherwise noted) PARAMETER MIN NOM MAX UNIT Setup time: DATA before rising or falling edge of DCLK 1 ts1 Setup time: TRC before rising or falling edge of DCLK 1 ns Setup time: SCTRL before rising or falling edge of DCLK 1 ts2 Setup time: LOADB low before rising edge of DCLK 1 ns ts3 Setup time: SAC_BUS low before rising edge of SAC_CLK 1 ns ts4 Setup time: DRC_BUS high before rising edge of SAC_CLK 1 ns ts5 Setup time: DRC_STROBE high before rising edge of SAC_CLK 1 ns Hold time: DATA after rising or falling edge of DCLK 1 th1 Hold time: TRC after rising or falling edge of DCLK 1 ns Hold time: SCTRL after rising or falling edge of DCLK 1 th2 Hold time: LOADB low after falling edge of DCLK 1 ns th3 Hold time: SAC_BUS low after rising edge of SAC_CLK 1 ns th4 Hold time: DRC_BUS after rising edge of SAC_CLK 1 ns th5 Hold time: DRC_STROBE after rising edge of SAC_CLK 1 ns tc1 Clock cycle: DCLK 12.5 16.67 ns tc3 Clock cycle: SAC_CLK 12.5 16.67 ns tw1 Pulse duration high or low: DCLK 5 ns tw2 Pulse duration low: LOADB 7 ns tw3 Pulse duration high or low: SAC_CLK 5 ns tw5 Pulse duration high: DRC_STROBE 7 ns Rise time: DCLK / SAC_CLK 2.5 tr ns Rise time: DATA / TRC / SCTRL / LOADB 2.5 Fall time: DCLK / SAC_CLK 2.5 tf ns Fall time: DATA / TRC / SCTRL / LOADB 2.5 6.8 Measurement Conditions The data sheet provides timing at the device pin. For output timing analysis, consider the tester pin electronics and its transmission line effects. Figure 2 shows an equivalent test load circuit for the output under test. The load capacitance value stated is only for characterization and measurement of AC timing signals. This load capacitance value does not indicate the maximum load the device is capable of driving. All rise and fall transition timing parameters are referenced to VIL max and VIH min for input clocks and VOL max and VOH min for output clocks. Figure 2. Test Load Circuit for AC Timing Measurements 10 Submit Documentation Feedback Copyright © 2012–2015, Texas Instruments Incorporated Product Folder Links: DLP3000 |
Similar Part No. - DLP3000FQBDH |
|
Similar Description - DLP3000FQBDH |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |