Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

IDT72V225L15PFI Datasheet(PDF) 3 Page - Integrated Device Technology

Part # IDT72V225L15PFI
Description  3.3 VOLT CMOS SyncFIFO 256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18, and 4,096 x 18
Download  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

IDT72V225L15PFI Datasheet(HTML) 3 Page - Integrated Device Technology

  IDT72V225L15PFI Datasheet HTML 1Page - Integrated Device Technology IDT72V225L15PFI Datasheet HTML 2Page - Integrated Device Technology IDT72V225L15PFI Datasheet HTML 3Page - Integrated Device Technology IDT72V225L15PFI Datasheet HTML 4Page - Integrated Device Technology IDT72V225L15PFI Datasheet HTML 5Page - Integrated Device Technology IDT72V225L15PFI Datasheet HTML 6Page - Integrated Device Technology IDT72V225L15PFI Datasheet HTML 7Page - Integrated Device Technology IDT72V225L15PFI Datasheet HTML 8Page - Integrated Device Technology IDT72V225L15PFI Datasheet HTML 9Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 25 page
background image
3
IDT72V205/72V215/72V225/72V235/72V245 3.3V CMOS SyncFIFOTM
256 x 18, 512 x 18, 1,024 x 18, 2,048 x 18 and 4,096 x 18
COMMERCIALANDINDUSTRIAL
TEMPERATURERANGES
PIN DESCRIPTION
Symbol
Name
I/O
Description
D0–D17
Data Inputs
I
Data inputs for an 18-bit bus.
RS
Reset
I
When
RSissetLOW,internalreadandwritepointersaresettothefirstlocationoftheRAMarray,FFand PAF
go HIGH, and
PAE and EF go LOW. A reset is required before an initial WRITE after power-up.
WCLK
WriteClock
I
When
WENis LOW, data is written into the FIFO on a LOW-to-HIGH transition of WCLK, if the FIFO is not full.
WEN
WriteEnable
I
When
WEN is LOW, data is written into the FIFO on every LOW-to-HIGH transition of WCLK. When WEN is
HIGH, the FIFO holds the previous data. Data will not be written into the FIFO if the
FF is LOW.
RCLK
Read Clock
I
When
RENisLOW,dataisreadfromtheFIFOonaLOW-to-HIGHtransitionofRCLK,iftheFIFOisnotempty.
REN
Read Enable
I
When
RENisLOW,dataisreadfromtheFIFOoneveryLOW-to-HIGHtransitionofRCLK. WhenRENisHIGH,
the output register holds the previous data. Data will not be read from the FIFO if the
EF is LOW.
OE
OutputEnable
I
When
OEis LOW, the data output bus is active. If OE is HIGH, the output data bus will be in a high-impedance
state.
LD
Load
I
When
LD is LOW, data on the inputs D0–D11 is written to the offset and depth registers on the LOW-to-HIGH
transition of the WCLK, when
WEN is LOW. When LD is LOW, data on the outputs Q0–Q11 is read from the
offset and depth registers on the LOW-to-HIGH transition of the RCLK, when
REN is LOW.
FL
First Load
I
In the single device or width expansion configuration,
FL together with WXI and RXI determine if the mode is
IDT Standard mode or First Word Fall Through (FWFT) mode, as well as whether the
PAE/PAF flags are
synchronous or asynchronous. (See Table 1.) In the Daisy Chain Depth Expansion configuration,
FL is
grounded on the first device (first load device) and set to HIGH for all other devices in the Daisy Chain.
WXI
WriteExpansion
I
In the single device or width expansion configuration,
WXI together with FL and RXI determine if the mode
Input
isIDTStandardmodeorFWFTmode,aswellas whetherthe
PAE/PAFflagsaresynchronousorasynchronous.
(See Table 1.) In the Daisy Chain Depth Expansion configuration,
WXIisconnectedtoWXO(WriteExpansion
Out) of the previous device.
RXI
Read Expansion
I
In the single device or width expansion configuration,
RXI together with FL and WXI, determine if the mode
Input
isIDTStandardmodeorFWFTmode,aswellas whetherthe
PAE/PAFflagsaresynchronousorasynchronous.
(See Table 1.) In the Daisy Chain Depth Expansion configuration,
RXIisconnectedto RXO(ReadExpansion
Out) of the previous device.
FF/IR
Full Flag/
O
In the IDT Standard mode, the
FF function is selected. FF indicates whether or not the FIFO memory is full. In
Input Ready
the FWFT mode, the
IR function is selected. IR indicates whether or not there is space available for writing to
the FIFO memory.
EF/OR
Empty Flag/
O
In the IDT Standard mode, the
EFfunctionisselected.EFindicateswhetherornottheFIFOmemoryisempty.
Output Ready
InFWFTmode,the
ORfunctionisselected.ORindicateswhetherornotthereisvaliddataavailableattheoutputs.
PAE
Programmable
O
When
PAE is LOW, the FIFO is almost-empty based on the offset programmed into the FIFO. The default
Almost-EmptyFlag
offsetatresetis31fromemptyforIDT72V205,63fromemptyforIDT72V215,and127fromemptyforIDT72V225/
72V235/72V245.
PAF
Programmable
O
When
PAF isLOW,theFIFOisalmost-fullbasedontheoffsetprogrammedintotheFIFO.Thedefaultoffsetat
Almost-FullFlag
resetis31fromfullforIDT72V205,63fromfullforIDT72V215,and127fromfullforIDT72V225/72V235/72V245.
WXO/HF
WriteExpansion
O
In the single device or width expansion configuration, the device is more than half full when
HF is LOW. In the
Out/Half-Full Flag
depth expansion configuration, a pulse is sent from
WXOtoWXIofthenextdevicewhenthelastlocationinthe
FIFO is written.
RXO
Read Expansion
O
In the depth expansion configuration, a pulse is sent from
RXO to RXI of the next device when the last
Out
location in the FIFO is read.
Q0–Q17
DataOutputs
O
Data outputs for an 18-bit bus.
VCC
Power
+3.3V power supply pins.
GND
Ground
Seven ground pins.


Similar Part No. - IDT72V225L15PFI

ManufacturerPart #DatasheetDescription
logo
Integrated Device Techn...
IDT72V225 IDT-IDT72V225 Datasheet
401Kb / 25P
   3.3 VOLT CMOS SyncFIFO
logo
Renesas Technology Corp
IDT72V225 RENESAS-IDT72V225 Datasheet
380Kb / 26P
   3.3 VOLT CMOS SyncFIFOTM
MARCH 2018
More results

Similar Description - IDT72V225L15PFI

ManufacturerPart #DatasheetDescription
logo
Renesas Technology Corp
IDT72V805 RENESAS-IDT72V805 Datasheet
399Kb / 27P
   3.3 VOLT CMOS DUAL SyncFIFO™ DUAL 256 x 18, DUAL 512 x 18, DUAL 1,024 x 18, DUAL 2,048 x 18 and DUAL 4,096 x 18
MARCH 2018
logo
Integrated Device Techn...
IDT72805LB IDT-IDT72805LB Datasheet
334Kb / 26P
   CMOS DUAL SyncFIFO DUAL 256 x 18, DUAL 512 x 18, DUAL 1,024 x 18, DUAL 2,048 x 18, and DUAL 4,096 x 18
IDT72V805 IDT-IDT72V805 Datasheet
490Kb / 26P
   3.3 VOLT CMOS DUAL SyncFIFO DUAL 256 x 18, DUAL 512 x 18, DUAL 1,024 x 18, DUAL 2,048 x 18
IDT72205LB IDT-IDT72205LB Datasheet
181Kb / 16P
   CMOS SyncFIFOO 256 x 18, 512 x 18, 1024 x 18, 2048 x 18 and 4096 x 18
IDT72605 IDT-IDT72605 Datasheet
209Kb / 20P
   CMOS SyncBiFIFOO 256 x 18 x 2 and 512 x 18 x 2
IDT72V201 IDT-IDT72V201 Datasheet
115Kb / 14P
   3.3 VOLT CMOS SyncFIFO??256 x 9, 512 x 9, 1,024 x 9, 2,048 x 9, 4,096 x 9 and 8,192 x 9
IDT72V255LA IDT-IDT72V255LA Datasheet
439Kb / 27P
   3.3 VOLT CMOS SuperSync FIFO 8,192 x 18 16,384 x 18
logo
Sharp Corporation
LH540215 SHARP-LH540215 Datasheet
423Kb / 48P
   512 x 18 / 1024 x 18 Synchronous FIFO
logo
Renesas Technology Corp
72V275 RENESAS-72V275 Datasheet
553Kb / 26P
   3.3 VOLT CMOS SuperSync FIFO™ 32,768 x 18 65,536 x 18
FEBRUARY 2018
72V255LA RENESAS-72V255LA Datasheet
402Kb / 28P
   3.3 VOLT CMOS SuperSync FIFO™ 8,192 x 18 16,384 x 18
JANUARY 2018
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com