Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

P87CL52X2BDH Datasheet(PDF) 8 Page - NXP Semiconductors

Part # P87CL52X2BDH
Description  80C51 8-bit microcontroller family
Download  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

P87CL52X2BDH Datasheet(HTML) 8 Page - NXP Semiconductors

Back Button P87CL52X2BDH Datasheet HTML 4Page - NXP Semiconductors P87CL52X2BDH Datasheet HTML 5Page - NXP Semiconductors P87CL52X2BDH Datasheet HTML 6Page - NXP Semiconductors P87CL52X2BDH Datasheet HTML 7Page - NXP Semiconductors P87CL52X2BDH Datasheet HTML 8Page - NXP Semiconductors P87CL52X2BDH Datasheet HTML 9Page - NXP Semiconductors P87CL52X2BDH Datasheet HTML 10Page - NXP Semiconductors P87CL52X2BDH Datasheet HTML 11Page - NXP Semiconductors P87CL52X2BDH Datasheet HTML 12Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 47 page
background image
Philips Semiconductors
Product data
P87CL52X2/54X2
80C51 8-bit microcontroller family
8K/16K OTP 256 bytes RAM ROMless low voltage
(1.8 V to 3.3 V), low power, high speed (33 MHz)
2003 May 14
8
OSCILLATOR CHARACTERISTICS
XTAL1 and XTAL2 are the input and output, respectively, of an
inverting amplifier. The pins can be configured for use as an on-chip
oscillator, as shown in the logic symbol.
To drive the device from an external clock source, XTAL1 should be
driven while XTAL2 is left unconnected. There are no requirements
on the duty cycle of the external clock signal, because the input to
the internal clock circuitry is through a divide-by-two flip-flop.
However, minimum and maximum high and low times specified in
the data sheet must be observed.
Clock Control Register (CKCON)
This device provides control of the 6-clock/12-clock mode by an
SFR bit (bit X2 in register CKCON). When X2 is 0, 12-clock mode is
activated. By setting this bit to 1, the system is switching to 6-clock
mode. Having this option implemented as SFR bit, it can be
accessed anytime and changed to either value. Changing X2 from 0
to 1 will result in executing user code at twice the speed, since all
system time intervals will be divided by 2. Changing back from
6-clock to 12-clock mode will slow down running code by a factor of
2.
Reset
A reset is accomplished by holding the RST pin high for at least two
machine cycles (24 oscillator periods), while the oscillator is running.
To insure a good power-up reset, the RST pin must be high long
enough to allow the oscillator time to start up (normally a few
milliseconds) plus two machine cycles.
Stop Clock Mode
The static design enables the clock speed to be reduced down to
0 MHz (stopped). When the oscillator is stopped, the RAM and
Special Function Registers retain their values. This mode allows
step-by-step utilization and permits reduced system power
consumption by lowering the clock frequency down to any value. For
lowest power consumption the Power Down mode is suggested.
Idle Mode
In idle mode (see Table 2), the CPU puts itself to sleep while all of
the on-chip peripherals stay active. The instruction to invoke the idle
mode is the last instruction executed in the normal operating mode
before the idle mode is activated. The CPU contents, the on-chip
RAM, and all of the special function registers remain intact during
this mode. The idle mode can be terminated either by any enabled
interrupt (at which time the process is picked up at the interrupt
service routine and continued), or by a hardware reset which starts
the processor in the same manner as a power-on reset.
Power-Down Mode
To save even more power, a Power Down mode (see Table 2) can
be invoked by software. In this mode, the oscillator is stopped and
the instruction that invoked Power Down is the last instruction
executed. The on-chip RAM and Special Function Registers retain
their values down to 2.0 V and care must be taken to return VCC to
the minimum specified operating voltages before the Power Down
Mode is terminated.
For the P87CL5xX2, either a hardware reset or external interrupt
can be used to exit from Power Down. Reset redefines all the SFRs
but does not change the on-chip RAM. An external interrupt allows
both the SFRs and the on-chip RAM to retain their values. WUPD
(AUXR1.3–Wakeup from Power Down) enables or disables the
wakeup from power down with external interrupt. Where:
WUPD = 0 Disable
WUPD = 1 Enable
To properly terminate Power Down the reset or external interrupt
should not be executed before VCC is restored to its normal
operating level and must be held active long enough for the
oscillator to restart and stabilize (normally less than 10 ms).
With an external interrupt, INT0 or INT1 must be enabled and
configured as level-sensitive. Holding the pin low restarts the
oscillator but bringing the pin back high completes the exit. Once the
interrupt is serviced, the next instruction to be executed after RETI
will be the one following the instruction that put the device into
Power Down.
Design Consideration
When the idle mode is terminated by a hardware reset, the device
normally resumes program execution, from where it left off, up to
two machine cycles before the internal reset algorithm takes
control. On-chip hardware inhibits access to internal RAM in this
event, but access to the port pins is not inhibited. To eliminate the
possibility of an unexpected write when Idle is terminated by reset,
the instruction following the one that invokes Idle should not be
one that writes to a port pin or to external memory.
ONCE
™ Mode
The ONCE (“On-Circuit Emulation”) Mode facilitates testing and
debugging of systems without the device having to be removed from
the circuit. The ONCE Mode is invoked by:
1. Pull ALE low while the device is in reset and PSEN is high;
2. Hold ALE low as RST is deactivated.
While the device is in ONCE Mode, the Port 0 pins go into a float
state, and the other port pins and ALE and PSEN are weakly pulled
high. The oscillator circuit remains active. While the P87CL5xX2 is
in this mode, an emulator or test CPU can be used to drive the
circuit. Normal operation is restored when a normal reset is applied.
Table 2. External Pin Status During Idle and Power-Down Modes
MODE
PROGRAM MEMORY
ALE
PSEN
PORT 0
PORT 1
PORT 2
PORT 3
Idle
Internal
1
1
Data
Data
Data
Data
Idle
External
1
1
Float
Data
Address
Data
Power-down
Internal
0
0
Data
Data
Data
Data
Power-down
External
0
0
Float
Data
Data
Data


Similar Part No. - P87CL52X2BDH

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
P87CL881H PHILIPS-P87CL881H Datasheet
139Kb / 32P
   Low-voltage microcontroller with 63-kbyte OTP program memory and 2-kbyte RAM
1999 Apr 16
P87CL881H/000 PHILIPS-P87CL881H/000 Datasheet
139Kb / 32P
   Low-voltage microcontroller with 63-kbyte OTP program memory and 2-kbyte RAM
1999 Apr 16
More results

Similar Description - P87CL52X2BDH

ManufacturerPart #DatasheetDescription
logo
NXP Semiconductors
P83C660X2 PHILIPS-P83C660X2 Datasheet
574Kb / 102P
   80C51 8-bit microcontroller family
2003 Oct 02
P89C51RB2HXX PHILIPS-P89C51RB2HXX Datasheet
314Kb / 56P
   80C51 8-bit Flash microcontroller family
2002 May 24
P89C51RD2 PHILIPS-P89C51RD2 Datasheet
404Kb / 68P
   80C51 8-bit Flash microcontroller family
2002 Jul 18
P89C60X2 PHILIPS-P89C60X2 Datasheet
342Kb / 56P
   80C51 8-bit Flash microcontroller family
2003 Sep 11
P89C660 PHILIPS-P89C660 Datasheet
491Kb / 89P
   80C51 8-bit Flash microcontroller family
2002 Oct 28
P89C51X2 PHILIPS-P89C51X2 Datasheet
319Kb / 48P
   80C51 8-bit Flash microcontroller family
2002 Jun 05
P87C51MB2 PHILIPS-P87C51MB2 Datasheet
394Kb / 34P
   80C51 8-bit microcontroller family with extended memory
2001 Apr 06
P87C552SFAA NXP-P87C552SFAA Datasheet
341Kb / 74P
   80C51 8-bit microcontroller
2003 Apr 01
89C536 PHILIPS-89C536 Datasheet
269Kb / 32P
   80C51 8-bit microcontroller family 16K/64K/512 FLASH
1998 Apr 24
89C58 PHILIPS-89C58 Datasheet
226Kb / 32P
   80C51 8-bit microcontroller family 4K/8K/16K/32K Flash
1999 Oct 27
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com