Electronic Components Datasheet Search |
|
S4242P2.7S Datasheet(PDF) 9 Page - Summit Microelectronics, Inc. |
|
S4242P2.7S Datasheet(HTML) 9 Page - Summit Microelectronics, Inc. |
9 / 16 page S4242/S42WD42/S4261/S42WD61 9 2025 6.0 4/17/00 FIGURE 10. PAGE/BYTE WRITE MODE WRITE OPERATIONS The S42xxx allows two types of write operations: byte write and page write. The byte write operation writes a single byte during the nonvolatile write period (tWR). The page write operation allows up to 16 bytes in the same page to be written during tWR. Byte WRITE After the slave address is sent (to identify the slave device, specify high order word address and a read or write operation), a second byte is transmitted which contains the low 8 bit addresses of any one of the 2,048 words in the array. Upon receipt of the word address, the S42xxx responds with an ACKnowledge. After receiving the next byte of data, it again responds with an ACKnowledge. The mas- ter then terminates the transfer by generating a STOP condition, at which time the S42xxx begins the internal write cycle. While the internal write cycle is in progress, the S42xxx inputs are disabled, and the device will not respond to any requests from the master. Refer to Figure 10 for the address, ACKnowledge and data transfer sequence. Page WRITE The S42xxx is capable of a 16-byte page write operation. It is initiated in the same manner as the byte-write opera- tion, but instead of terminating the write cycle after the first data word, the master can transmit up to 15 more words of data. After the receipt of each word, the S42xxx will respond with an ACKnowledge. The S42xxx automatically increments the address for subsequent data words. After the receipt of each word, the four low order address bits are internally incremented by one. The high order five bits of the address byte remain constant. Should the master transmit more than sixteen words, prior to generating the STOP condition, the ad- dress counter will “roll over,” and the previously written data will be overwritten. As with the byte-write operation, all inputs are disabled during the internal write cycle. Refer to Figure 10 for the address, ACKnowledge and data transfer sequence. D 7 D 6 D 5 D 4 D 3 D 2 D 1 D 0 D 7 D 6 D 5 D 4 D 3 D 2 D 1 D 0 A 7 A 6 A 5 A 4 A 3 A 2 A 1 A 0 D 7 D 5 D 6 D 4 D 0 D 3 D 2 D 1 S T A R T Word Address Data Byte n Data Byte n+15 S T O P A C K Acknowledges Transmitted from 42xxx to Master Receiver Slave Address Device Type Address Read/Write 0= Write A10,A9,A8 SDA Bus Activity A C K A C K Master Sends Read Request to Slave Master Writes Word Address to Slave 1 0 1 0 0 Data Byte n+1 A C K Master Writes Data to Slave Master Transmitter to Slave Receiver Slave Transmitter to Master Receiver Slave Transmitter to Master Receiver Master Transmitter to Slave Receiver Master Transmitter to Slave Receiver Shading Denotes 42xxx SDA Output Active Master Transmitter to Slave Receiver Slave Transmitter to Master Receiver Slave Transmitter to Master Receiver Master Transmitter to Slave Receiver Slave Transmitter to Master Receiver Master Writes Data to Slave Master Writes Data to Slave Acknowledges Transmitted from 42xxx to Master Receiver If single byte-write only, Stop bit issued here. A 10 A 9 R W A C K A 8 2025 ILL10.1 |
Similar Part No. - S4242P2.7S |
|
Similar Description - S4242P2.7S |
|
|
Link URL |
Privacy Policy |
ALLDATASHEET.COM |
Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |