Electronic Components Datasheet Search
  English  ▼
ALLDATASHEET.COM

X  

CD82C37A Datasheet(PDF) 7 Page - Harris Corporation

Part # CD82C37A
Description  CMOS High Performance Programmable DMA Controller
Download  23 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  HARRIS [Harris Corporation]
Direct Link  http://www.harris.com
Logo HARRIS - Harris Corporation

CD82C37A Datasheet(HTML) 7 Page - Harris Corporation

Back Button CD82C37A Datasheet HTML 3Page - Harris Corporation CD82C37A Datasheet HTML 4Page - Harris Corporation CD82C37A Datasheet HTML 5Page - Harris Corporation CD82C37A Datasheet HTML 6Page - Harris Corporation CD82C37A Datasheet HTML 7Page - Harris Corporation CD82C37A Datasheet HTML 8Page - Harris Corporation CD82C37A Datasheet HTML 9Page - Harris Corporation CD82C37A Datasheet HTML 10Page - Harris Corporation CD82C37A Datasheet HTML 11Page - Harris Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 23 page
background image
4-198
82C37A
the initial 82C37A.This allows the DMA requests of the
additional device to propagate through the priority network
circuitry of the preceding device. The priority chain is
preserved and the new device must wait for its turn to
acknowledge requests. Since the cascade channel of the
initial 82C37A is used only for prioritizing the additional
device, it does not output an address or control signals of its
own. These could conflict with the outputs of the active chan-
nel in the added device. The initial 82C37A will respond to
DREQ and generate DACK but all other outputs except HRQ
will be disabled. An external EOP will be ignored by the initial
device, but will have the usual effect on the added device.
Figure 3 shows two additional devices cascaded with an
initial device using two of the initial device’s channels. This
forms a two-level DMA system. More 82C37As could be
added at the second level by using the remaining channels
of the first level. Additional devices can also be added by
cascading into the channels of the second level devices,
forming a third level.
When programming cascaded controllers, start with the first
level device (closest to the microprocessor). After RESET,
the DACK outputs are programmed to be active low and are
held in the high state. If they are used to drive HLDA directly,
the second level device(s) cannot be programmed until
DACK polarity is selected as active high on the initial device.
Also, the initial device’s mask bits function normally on
cascaded channels, so they may be used to inhibit second-
level services.
Transfer Types
Each of the three active transfer modes can perform three dif-
ferent types of transfers. These are Read, Write and Verify.
Write transfers move data from an I/O device to the memory
by activating MEMW and IOR. Read transfers move data from
memory to an I/O device by activating MEMR and IOW.
Verify transfers are pseudo-transfers. The 82C37A operates
as in Read or Write transfers generating addresses and
responding to EOP, etc., however the memory and I/O
control lines all remain inactive. Verify mode is not permitted
for memory-to-memory operation. READY is ignored during
Verify transfers.
Autoinitialize - By setting bit 4 in the Mode register, a
channel may be set up as an Autoinitialize channel. During
Autoinitialization, the original values of the Current Address
and Current Word Count registers are automatically restored
from the Base Address and Base Word Count registers of
the channel following EOP. The base registers are loaded
simultaneously with the current registers by the micropro-
cessor and remain unchanged throughout the DMA service.
The mask bit is not set when the channel is in Autoinitialize
mode. Following Autoinitialization, the channel is ready to
perform another DMA service, without CPU intervention, as
soon as a valid DREQ is detected, or software request
made.
Memory-to-Memory - To perform block moves of data from
one memory address space to another with minimum of
program effort and time, the 82C37A includes a memory-to-
memory transfer feature. Setting bit 0 in the Command
register selects channels 0 and 1 to operate as memory-to-
memory transfer channels.
The transfer is initiated by setting the software or hardware
DREQ for channel 0. The 82C37A requests a DMA service
in the normal manner. After HLDA is true, the device, using
four-state transfers in Block Transfer mode, reads data from
the memory. The channel 0 Current Address register is the
source for the address used and is decremented or
incremented in the normal manner. The data byte read from
the memory is stored in the 82C37A internal Temporary reg-
ister. Another four-state transfer moves the data to memory
using the address in channel one’s Current Address register
and incrementing or decrementing it in the normal manner.
The channel 1 Current Word Count is decremented.
When the word count of channel 1 decrements to FFFFH, a
TC is generated causing an EOP output, terminating the
service, and setting the channel 1 TC bit in the Status
register. The channel 1 mask bit will also be set, unless the
channel 1 mode register is programmed for autoinitialization.
Channel 0 word count decrementing to FFFFH will not set
the channel 0 TC bit in the status register nor generate an
EOP, nor set the channel 0 mask bit in this mode. It will
cause an autoinitialization of channel 0, if that option has
been selected.
If full Autoinitialization for a memory-to-memory operation is
desired, the channel 0 and channel 1 word counts must be
set to equal values before the transfer begins. Otherwise, if
channel 0 underflows before channel 1, it will autoinitialize
and set the data source address back to the beginning of the
block. If the channel 1 word count underflows before channel
0, the memory-to-memory DMA service will terminate, and
channel 1 will autoinitialize but channel 0 will not.
In
memory-to-memory
mode,
Channel
0
may
be
programmed to retain the same address for all transfers.
This allows a single byte to be written to a block of memory.
This channel 0 address hold feature is selected by setting bit
1 in the Command register.
The 82C37A will respond to external EOP signals during
memory-to-memory transfers, but will only relinquish the
system busses after the transfer is complete (i.e. after an
80C86/88
MICRO-
PROCESSOR
HRQ
HLDA
DREQ
DACK
DREQ
DACK
1ST LEVEL
82C37A
HRQ
HLDA
82C37A
HRQ
HLDA
82C37A
ADDITIONAL
DEVICES
2ND LEVEL
INITIAL DEVICE
FIGURE 3. CASCADED 82C37As


Similar Part No. - CD82C37A

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
CD82C37A INTERSIL-CD82C37A Datasheet
148Kb / 23P
   CMOS High Performance Programmable DMA Controller
March 1997
CD82C37A INTERSIL-CD82C37A Datasheet
427Kb / 24P
   CMOS High Performance Programmable DMA Controller
CD82C37A-12 INTERSIL-CD82C37A-12 Datasheet
148Kb / 23P
   CMOS High Performance Programmable DMA Controller
March 1997
CD82C37A-12 INTERSIL-CD82C37A-12 Datasheet
427Kb / 24P
   CMOS High Performance Programmable DMA Controller
CD82C37A-5 INTERSIL-CD82C37A-5 Datasheet
148Kb / 23P
   CMOS High Performance Programmable DMA Controller
March 1997
More results

Similar Description - CD82C37A

ManufacturerPart #DatasheetDescription
logo
Intersil Corporation
82C37A INTERSIL-82C37A_06 Datasheet
427Kb / 24P
   CMOS High Performance Programmable DMA Controller
82C237 INTERSIL-82C237 Datasheet
158Kb / 25P
   CMOS High Performance Programmable DMA Controller
March 1997
82C37A INTERSIL-82C37A Datasheet
148Kb / 23P
   CMOS High Performance Programmable DMA Controller
March 1997
HS-82C37ARH INTERSIL-HS-82C37ARH_00 Datasheet
268Kb / 21P
   Radiation Hardened CMOS High Performance Programmable DMA Controller
logo
NEC
UPD8237A NEC-UPD8237A Datasheet
973Kb / 17P
   HIGH-PERFORMANCE PROGRAMMABLE DMA CONTROLLER
logo
Intersil Corporation
HS-82C37ARH INTERSIL-HS-82C37ARH Datasheet
195Kb / 29P
   Radiation Hardened CMOS High Performance Programmable DMA Controller
logo
Harris Corporation
HS-82C37 HARRIS-HS-82C37 Datasheet
253Kb / 28P
   Radiation Hardened CMOS High Performance Programmable DMA Controller
logo
NEC
UPD8257 NEC-UPD8257 Datasheet
608Kb / 11P
   PROGRAMMABLE DMA CONTROLLER
logo
Intel Corporation
M8257 INTEL-M8257 Datasheet
360Kb / 7P
   PROGRAMMABLE DMA CONTROLLER
logo
Advanced Micro Devices
AM8257 AMD-AM8257 Datasheet
519Kb / 8P
   Programmable DMA Controller
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEET.COM
Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Datasheet Upload   |   Contact us   |   Privacy Policy   |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com