www.ti.com

TIMING CHARACTERISTICS

ADS8411

SLAS369B – APRIL 2002 – REVISED DECEMBER 2004

All specifications typical at –40

PARAMETER

MIN

TYP

MAX

UNIT

Conversion time

340

400

ns

Acquisition time

100

ns

CONVST low to BUSY high

30

ns

Propagation delay time, end of conversion to BUSY low

5

ns

Pulse duration, CONVST low

20

ns

Setup time, CS low to CONVST low

0

ns

Pulse duration, CONVST high

20

ns

CONVST falling edge jitter

10

ps

Pulse duration, BUSY signal low

ns

Pulse duration, BUSY signal high

370

ns

Hold time, first data bus data transition (RD low, or CS low for read

40

ns

cycle, or BYTE input changes) after CONVST low

Delay time, CS low to RD low (or BUSY low to RD low)

0

ns

Setup time, RD high to CS high

0

ns

Pulse duration, RD low

50

ns

Enable time, RD low (or CS low for read cycle) to data valid

20

ns

Delay time, data hold from RD high

0

ns

Delay time, BYTE rising edge or falling edge to data valid

2

20

ns

Pulse duration, RD high

20

ns

Pulse duration, CS high

20

ns

Hold time, last RD (or CS for read cycle ) rising edge to CONVST

50

ns

falling edge

Setup time, BYTE transition to RD falling edge

0

ns

Hold time, BYTE transition to RD falling edge

0

ns

Disable time, RD high (CS high for read cycle) to 3-stated data bus

20

ns

Delay time, end of conversion to MSB data valid

10

ns

Byte transition setup time, from BYTE transition to next BYTE

50

ns

transition

Delay time, CS rising edge to BUSY falling edge

50

ns

Delay time, BUSY falling edge to CS rising edge

50

ns

Setup time, from the falling edge of CONVST (used to start the valid

conversion) to the next falling edge of CONVST (when CS = 0 and

60

340

ns

CONVST used to abort) or to the next falling edge of CS (when CS is

used to abort)

Setup time, falling edge of CONVST to read valid data (MSB) from

ns

current conversion

Hold time, data (MSB) from previous conversion hold valid from

ns

falling edge of CONVST

(1)

(2)

See timing diagrams.

(3)

All timings are measured with 20 pF equivalent loads on all data bits and BUSY pins.

5