 |
Electronic Components Datasheet Search |
|
|
Electronic Components Datasheet Search |
|
HMC7043LP7FE Datasheet(PDF) 5 Page - Analog Devices |
|
||||||||||||||||||||||||||||||
HMC7043LP7FE Datasheet(HTML) 5 Page - Analog Devices |
|
|
5 / 44 page  HMC7043 Data Sheet Rev. B | Page 4 of 43 DIGITAL INPUT/OUTPUT (I/O) ELECTRICAL SPECIFICATIONS Table 3. Parameter Min Typ Max Unit Test Conditions/Comments DIGITAL INPUT SIGNALS (RESET, SLEN, SCLK) Safe Input Voltage Range −0.1 +3.6 V Input Load 0.3 pF Input Voltage Input Logic High 1.2 VCC V Input Logic Low 0 0.5 V SPI Bus Frequency 10 MHz DIGITAL BIDIRECTIONAL SIGNALS CONFIGURED AS INPUTS (SDATA, GPIO) Safe Input Voltage Range −0.1 +3.6 V Input Capacitance 0.4 pF Input Resistance 50 GΩ Input Voltage Input Logic High 1.22 VCC V Input Logic Low 0 0.24 V Input Hysteresis 0.2 V Occurs around 0.85 V GPIO ALARM MUXING/DELAY Delay from Internal Alarm/Signal to General-Purpose Output (GPO) Driver 2 ns Does not include tDGPO DIGITAL BIDIRECTIONAL SIGNALS CONFIFURED AS OUTPUTS (SDATA, GPIO) CMOS Mode Logic 1 Level 1.6 1.9 2.2 V Logic 0 Level 0 0.1 V Output Drive Resistance (RDRIVE) 50 Ω Output Driver Delay (tDGPO) 1.5 + 42 × CLOAD ns Approximately 1.5 ns + 0.69 × RDRIVE × CLOAD (CLOAD in nF) Maximum Supported DC Current1 0.6 mA Open-Drain Mode External 1 kΩ pull-up resistor Logic 1 Level 3.6 V 3.6 V maximum permitted; specifications set by external supply Logic 0 Level 0.13 0.28 V Against a 1 kΩ external pull-up resistor to 3.3 V Pull-Down Impedance 60 Ω Maximum Supported Sink Current1 5 mA 1 Guaranteed by design and characterization for long-term reliability. CLOCK INPUT PATH SPECIFICATIONS Table 4. Parameter Min Typ Max Unit Test Conditions/Comments CLK INPUT (CLKIN) CHARACTERISTICS Recommended Input Power, AC-Coupled Differential −6 +8 dBm Single-Ended1 −10 +6 dBm Noise floor degrade by 3 dB at fCLKIN = 2400 MHz Return Loss −12 dB When terminated with 100 Ω differential Clock Input Frequency (fCLKIN) 200 3200 MHz Fundamental mode; if <1 GHz, set the low frequency clock input path enable bit (Register 0x0064, Bit 0) 200 6000 MHz Using clock input ÷ 2 Common-Mode Range 0.4 2.4 V 1 Guaranteed by design and characterization. |
Similar Part No. - HMC7043LP7FE |
|
Similar Description - HMC7043LP7FE |
|
|
Link URL |
| Privacy Policy |
| ALLDATASHEET.COM |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Datasheet Upload | Contact us | Privacy Policy | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
English ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
