ISL70003SEH

4

FN8604.5

May 12, 2016

Submit Document Feedback

Pin Configuration

ISL70003SEH

(64 LD CQFP)

TOP VIEW

AVDD

VREFA

POR_VIN

VERR

FB

NI

1

2

3

4

5

6

7

8

9

10

11

17 18 19 20 21 22

AGND

DGND

VREF_OUTS

DVDD

VREFD

43

42

41

40

39

38

27

26

25

24

23

PVIN6

LX6

PGND6

PGND5

LX5

PVIN5

59 58 57 56 55 54

48

47

46

45

44

64 63 62 61 60

LX3

PGND3

PGND4

LX4

PVIN4

28

32

31

30

29

53 52 51 50 49

ENABLE

12

13

14

15

16

RT/CT

FSEL

SYNC

SS_CAP

37

36

35

34

33

LX8

PGND8

PGND7

LX7

PVIN7

HEATSINK OUTLINE

*

* Indicates heatsink package R64.C

1 (NI)

BOTTOM SIDE DETAIL

FOR PIN 1 LOCATION

NOTE:

3. The ESD triangular mark is indicative of pin #1 location. It is part of the device marking and is

placed on the lid in the quadrant where pin #1 is located.

(Note 3)